Back to results
US 6,335,227 B1Granted
Method of fabricating a lead-on-chip (LOC) semiconductor device
Life of this patent
Estimating the term…
Abstract
A method is provided for forming a thin, inexpensive, high-performance semiconductor device provided with busbar leads, power leads and signal leads. A portion of the power lead connected to the busbar lead is depressed toward a major surface of a semiconductor chip to form a depressed portion, and the depressed portion is bonded to the major surface of the semiconductor chip by an adhesive layer. The signal lead and the busbar lead are spaced apart from the major surface of the semiconductor chip.
Claims0
Claims aren’t available for this document.