Constant duty-cycle limiting of analog input signal swing in a class-D amplifier
AssigneeSTMicroelectronics S.r.l.
InventorsMarco Masini, Claudio Tavazzani
Life of this patent
Estimating the term…
Loading patent…
AssigneeSTMicroelectronics S.r.l.
InventorsMarco Masini, Claudio Tavazzani
Estimating the term…
A constant limit duty-cycle is established by detecting the equivalent values VDD′ and −VDD″ of the voltages to which the output signal of the amplifier switches or pseudo supplies. An input limiting stage receiving an analog input signal utilizes the pseudo supply values VDD′ and −VDD″ as respective reference values for limiting the voltage swing of the analog signal output to a pre-defined fraction α<1 of such reference values. This avoids using as a reference the real supply voltage values VDD and −VDD, as commonly done. The constant limit duty cycle is substantially independent from fabrication process spreads, temperature, etc., and provides an optimal functioning of the final stage of the amplifier for all working conditions.
A method for limiting duty-cycle in a class-D amplifier comprising:
A method for limiting a duty-cycle in a class-D amplifier comprising:
A class-D amplifier system having a limited duty-cycle comprising:
A class-D amplifier system having a limited duty-cycle comprising:
Dependencies are inferred from the claim text.