Method and apparatus for controlling the operation of an integrated circuit responsive to out-of-synchronism control signals

A memory device, comprising:

• at least one array of memory cells adapted to store data at a location determined by a row address and a column address;
• a row address circuit adapted to receive and decode the row address, and select a row of memory cells corresponding to the row address;
• a column address circuit adapted to receive or apply data to one of the memory cells in the selected row corresponding to the column address;
• a data path circuit adapted to couple data between an external terminal and the column address circuit;
• and
• a command generator coupled to a plurality of control input terminals and generating a sequence of command signals for causing the memory device to read data from and write data to the memory cells in the array corresponding to the selected row and column, the command generator further causing the memory device to perform first and second functions responsive to respective first and second command signals, comprising:
• a first decoder circuit coupled to at least some of a plurality of control input terminals of the integrated circuit, the first decoder circuit generating the first command signal responsive to receiving and decoding a first combination of control signals applied to the control input terminals;
• and
• a second decoder circuit coupled to the first decoder circuit and to at least some of the plurality of control input terminals, the second decoder circuit generating the second command signal responsive to receiving the first command signal and receiving and decoding the second combination of control signals with predetermined criteria.

A synchronous random access memory (“SDRAM”), comprising:

• at least one array of memory cells adapted to store data at a location determined by a row address and a column address;
• a row address circuit adapted to receive and decode the row address, and select a row of memory cells corresponding to the row address;
• a column address circuit adapted to receive or apply data to one of the memory cells in the selected row corresponding to the column address;
• a data path circuit adapted to couple data between an external terminal and the column address circuit;
• and
• a refresh generator causing the memory cells in the array to be refreshed, the refresh generator causing the dynamic random access memory to perform an auto refresh operation responsive to an auto refresh command and to perform a self refresh operation responsive to a self refresh command;
• a command generator coupled to a plurality of control input terminals and generating a sequence of command signals responsive to a clock signal for causing the memory device to read data from and write data to the memory cells in the array corresponding to the selected row and column in synchronism with the clock signal, the command generator further generating the auto refresh command and the self refresh command, the command generator comprising:
• a first decoder circuit coupled to at least some of a plurality of control input terminals of the integrated circuit, the first decoder circuit generating the auto refresh command responsive to receiving and decoding a combination of control signals applied to the control input terminals corresponding to the auto refresh command;
• and
• a second decoder circuit coupled to the first decoder circuit and to at least some of the plurality of control input terminals, the second decoder circuit generating the self refresh command responsive to receiving the auto refresh command and receiving and decoding a combination of control signals applied to the control input terminals corresponding to the self refresh command with predetermined criteria.

A computer system, comprising:

• a processor having a processor bus;
• an input device coupled to the processor through the processor bus adapted to allow data to be entered into the computer system;
• an output device coupled to the processor through the processor bus adapted to allow data to be output from the computer system;
• and
• a memory device coupled to the processor bus adapted to allow data to be stored, the memory device comprising:
• at least one array of memory cells adapted to store data at a location determined by a row address and a column address;
• a row address circuit adapted to receive and decode the row address, and select a row of memory cells corresponding to the row address;
• a column address circuit adapted to receive or apply data to one of the memory cells in the selected row corresponding to the column address;
• a data path circuit adapted to couple data between an external terminal and the column address circuit;
• and
• a command generator coupled to a plurality of control input terminals and generating a sequence of command signals for causing the memory device to read data from and write data to the memory cells in the array corresponding to the selected row and column, the command generator further causing the memory device to perform first and second functions responsive to respective first and second command signals, comprising:
• a first decoder circuit coupled to at least some of a plurality of control input terminals of the integrated circuit, the first decoder circuit generating the first command signal responsive to receiving and decoding a first combination of control signals applied to the control input terminals;
• and
• a second decoder circuit coupled to the first decoder circuit and to at least some of the plurality of control input terminals, the second decoder circuit generating the second command signal responsive to receiving the first command signal and receiving and decoding the second combination of control signals with predetermined criteria.

A method of causing a synchronous dynamic random access memory (“SDRAM”) to operate in either an auto refresh mode or a self refresh mode, comprising:

• decoding control signals applied to the SDRAM;
• determining if control signals applied to the SDRAM correspond to an auto refresh command;
• if control signals applied to the SDRAM correspond to an auto refresh command, causing the SDRAM to operate in the auto refresh mode;
• after determining that control signals applied to the SDRAM correspond to an auto refresh command, continuing to decode control signals applied to the SDRAM;
• and
• if control signals applied to the SDRAM with predetermined criteria correspond to a self refresh command, causing the SDRAM to operate in the self refresh mode.