US 6,310,695 B1 · Image registration method

Abstract

An electronic image registration system for a high-speed raster printer controller includes dedicated hardware for performing run-time registration, in both the horizontal and vertical directions, on a continuous stream of rasterized bit-map data generated by the rendering units of the raster printer controller. The registration takes place in hardware, between the rendering section of the controller and the print engine, thus allowing the registration to be performed in real-time without slowing the controller's processing speeds. The dedicated run-time electronic-image registration hardware for the vertical registration of the image includes a vertical holding register and a vertical counter. The vertical holding register is loaded by a CPU and indicates the magnitude of the vertical registration, which in turn indicates a length of delay in scan-line units before the start of the page-map's print cycle after seeing a “top-of-form” signal from the print engine. The dedicated run-time electronic-image registration hardware for the horizontal registration of the image includes a barrel-shifter, a data bus coupled to the input port of the barrel-shifter for transmitting the data stream to the barrel-shifter one block of scan-line data at a time, a history register coupled to the output of the barrel-shifter, and a logical adding device having a first addend input port coupled to the output port of the barrel-shifter and a second addend input port coupled to the output port of the history register.

Claims15

Dependent claims

An image registration system for registering an image, the image comprising a continuous stream of bit-map data, the registration system comprising:

a shift register having a data output port, a data input port, and a shift count input;
a data bus coupled to said data input port of said shift register for transmitting the bit-map data to the shift register, one block of bit-map data at a time;
a mask decoder circuit having a first and a second output, said mask decoder circuit generates a first mask block on said first output adapted to isolate shifted bit-map data present on said data output port of said shift register, and said mask decoder circuit generates a second mask block on said second output adapted to isolate spill-over bit-map data present on said data output port of said shift register;
a first isolating ANDing device having an output port and two input ports, one of said input ports being coupled to said first output of said mask decoder circuit and the other of said input ports being coupled to said output port of said shift register;
a second isolating ANDing device having an output port and two input ports, one of said input ports being coupled to said second output of said mask decoder circuit and the other of said input ports being coupled to said output port of said shift register;
a history register having an output port and an input port, said input port of said history register coupled to said output port of said second isolating ANDing device;
and
a logical adding device having an output port, a first addend input port coupled to said output port of said first isolating ANDing device and a second addend input port coupled to said output port of said history register.

5 more elements

An image registration system for registering an image, the image comprising a continuous stream of bit-map data, the registration system comprising:

a shift register having an output port, an input port, and a shift count input;
a data bus coupled to said input port of said shift register for transmitting the bit-map data to the shift register, one block of bit-map data at a time;
a history latch register having an output port and an input port, said input port of said history register coupled to said output port of said shift register for receiving and storing overflow bits from said shift register;
and
a logical adding device having an output port, a first addend input port coupled to said output port of said shift register and a second addend input port coupled to said output port of said history register;
and
each of said shift register and said history register being M bits wide;
and
said shift count input being taken from the N least significant bits of a horizontal registration value, wherein N equals log2(M).

6 more elements

Dependencies are inferred from the claim text.

Image registration method

Life of this patent

Image registration method

Life of this patent

Abstract

Claims15