Semiconductor storage device capable of improving controllability of density and size of floating gate
AssigneeSharp Kabushiki Kaisha
InventorsTohru Ueda, Kenta Nakamura, Yasumori Fukushima
Life of this patent
Estimating the term…
Loading patent…
AssigneeSharp Kabushiki Kaisha
InventorsTohru Ueda, Kenta Nakamura, Yasumori Fukushima
Estimating the term…
There is provided is a semiconductor storage device that can reduce a dispersion in characteristics such as a threshold voltage and a writing performance and has a low consumption power and a non-volatility. There are included a source region 9 and a drain region 10 formed on a silicon substrate 1, a channel region 3a located between the source and drain regions 9 and 10, a gate electrode 8 that is formed above the channel region 3a and controls a channel current flowing through the channel region 3a, and a control gate insulating film 7, a floating gate 6 and a tunnel insulating film 4 that are arranged in order from the gate electrode 8 side between the channel region 3a and the gate electrode 8. The floating gate 6 is comprised of a plurality of crystal grains 6a linearly discretely arranged substantially parallel to the surface of the channel region 3a.
A semiconductor storage device comprising:
A semiconductor storage device comprising:
A semiconductor storage device comprising:
Dependencies are inferred from the claim text.