Mechanism for self-initiated instruction issuing and method therefor

An apparatus for self-initiated instruction issuing comprising:

• an instruction queue operable for issuing at least one instruction to an execution unit, said queue including a plurality of entries, each queue entry having a first portion and a second portion, said first portion operable for storing a first link data value and said second portion operable for storing a first data value, and wherein said first data value in a first queue entry is set in response to a first link data value in a preselected second queue entry, and wherein at least one instruction is selected for issuing in response to a predetermined first data value in a corresponding queue entry;
• a rename register device coupled to said queue, said rename register device including a plurality of entries, each entry having a first portion operable for storing a pointer data value and a second portion operable for storing a validity data value, wherein each said pointer data value is associated with a corresponding queue entry, and wherein each said first link data value is set in response to said pointer data values and said validity data values, wherein each said rename register device entry includes a third portion operable for receiving a plurality of operand tags, and wherein each said pointer data value is operable for selection in response to a preselected one of said plurality of operand tags;
• wherein each said queue entry includes a third portion coupled to said rename register device for receiving a first one of said plurality of operand tags, and a fourth portion coupled to said rename register device for receiving a second one of said plurality of operand tags, wherein said first and second operand tags are associated with a dispatching instruction, and wherein said first operand tag is further associated with said first link data value;
• wherein said queue is operable for broadcasting a preselected first operand tag;
• a storage device operable for receiving said broadcasting of said first operand tag;
• and
• a comparison logic coupled to said storage device and said queue, said comparison logic operable for receiving and broadcast tag and each said second operand tag, wherein a corresponding first data value is operable for setting in response to a match between said broadcast tag and at least one second operand tag.

A method of self-initiated instruction issuing comprising the steps of:

• setting a predetermined data value in a first portion of a preselected first queue entry in a queue operable for storing a plurality of instructions for issuing to an execution unit, said queue including a plurality of entries, each entry being associated with an instruction for issuing, wherein said first queue entry is preselected in response to a first data value in a second portion of a preselected second queue entry;
• selecting for issuing an instruction associated with said entry containing said predetermined data value in said first portion in response to said predetermined data value;
• if an issuing instruction is not a one-cycle piped instruction, broadcasting a target operand tag;
• and
• setting said predetermined data value in said first portion of said preselected first queue entry in response thereto.

A method of self-initiated instruction issuing comprising the steps of:

• setting a predetermined data value in a first portion of a preselected first queue entry in a queue operable for storing a plurality of instructions for issuing to an execution unit, said queue including a plurality of entries, each entry being associated with an instruction for issuing, wherein said first queue entry is preselected in response to a first data value in a second portion of a preselected second queue entry;
• selecting for issuing an instruction associated with said entry containing said predetermined data value in said first portion in response to said predetermined data value;
• wherein said step of setting said predetermined data value in said first portion is in response to an issuing of an instruction associated with said second queue entry;
• and
• after a one-cycle delay, setting a predetermined data value in a first portion of a rename register entry, said rename register including a plurality of entries, said rename register entry being associated with said issuing instruction.

A data processing system for self-initiated instruction issuing comprising:

• an input means for communicating a plurality of instructions;
• a dispatch unit coupled to said input means;
• at least one execution unit coupled to said dispatch unit for receiving instructions communicated therefrom, each execution unit including a self-initiated instruction issue mechanism for receiving said instructions and issuing instructions to an execution logic circuit for execution, said self-initiated issue mechanism comprising:
• an instruction queue operable for issuing at least one instruction to said execution unit, said queue including a plurality of entries, each queue entry having a first portion and a second portion, said first portion operable for storing a first link data value and said second portion operable for storing a first data value, and wherein said first data value in a first queue entry is set in response to a first link data value in a preselected second queue entry;
• a rename register device coupled to said queue, said rename register device including a plurality of entries, each entry having a first portion operable for storing a pointer data value and a second portion operable for storing a validity data value, wherein each pointer data value is associated with a corresponding queue entry, and wherein each first link data value is set in response to said pointer data values and said validity data values;
• wherein each said rename register device entry includes a third portion operable for receiving a plurality of operand tags, and wherein each said pointer data value is operable for selection in response to a preselected one of said plurality of operand tags;
• wherein said queue is operable for broadcasting a preselected first operand tag;
• a storage device operable for receiving said broadcast first operand tag;
• and
• a comparison logic coupled to said storage device and said queue, said comparison logic operable for receiving said broadcast tag and each said second operand tag, wherein a corresponding first data value is operable for setting in response to a match between said broadcast tag and at least one second operand tag.

A data processing system for self-initiated instruction issuing comprising:

• an input means for communicating a plurality of instructions;
• a dispatch unit coupled to said input means;
• at least one execution unit coupled to said dispatch unit for receiving instructions communicated therefrom, each execution unit including a self-initiated instruction issue mechanism for receiving said instructions and issuing instructions to an execution logic circuit for execution, said self-initiated issue mechanism comprising:
• an instruction queue operable for issuing at least one instruction to said execution unit, said queue including a plurality of entries, each queue entry having a first portion and a second portion, said first portion operable for storing a first link data value and said second portion operable for storing a first data value, and wherein said first data value in a first queue entry is set in response to a first link data value in a preselected second queue entry;
• a rename resister device coupled to said queue, said rename register device including a plurality of entries, each entry having a first portion operable for storing a pointer data value and a second portion operable for storing a validity data value, wherein each pointer data value is associated with a corresponding queue entry, and wherein each first link data value is set in response to said pointer data values and said validity data values;
• wherein each said rename register device entry includes a third portion operable for receiving a plurality of operand tags, and wherein each said pointer data value is operable for selection in response to a preselected one of said plurality of operand tags;
• and
• wherein each said rename register device entry includes a includes a fourth portion operable for storing a second data value, said second data value being operable for setting in response to an issuing instruction, and wherein said first data value is operable for setting in response to said second data value.

A data processing system for self-initiated instruction issuing comprising:

• an input means for communicating a plurality of instructions;
• a dispatch unit coupled to said input means;
• at least one execution unit coupled to said dispatch unit for receiving instructions communicated therefrom, each execution unit including a self-initiated instruction issue mechanism for receiving said instructions and issuing instructions to an execution logic circuit for execution, said self-initiated issue mechanism comprising:
• an instruction queue operable for issuing at least one instruction to said execution unit, said queue including a plurality of entries, each queue entry having a first portion and a second portion, said first portion operable for storing a first link data value and said second portion operable for storing a first data value, and wherein said first data value in a first queue entry is set in response to a first link data value in a preselected second queue entry;
• a rename register device coupled to said queue, said rename register device including a plurality of entries, each entry having a first portion operable for storing a pointer data value and a second portion operable for storing a validity data value, wherein each pointer data value is associated with a corresponding queue entry, and wherein each first link data value is set in response to said pointer data values and said validity data values;
• wherein each said rename register device entry includes a third portion operable for receiving a plurality of operand tags, and wherein each said pointer data value is operable for selection in response to a preselected one of said plurality of operand tags;
• and
• wherein each said queue entry further comprises a fifth portion operable for storing a second link data value and a sixth portion operable for storing a second data value, and a seventh portion coupled to said rename register device for receiving a third one of said plurality of operand tags, said third operand tag being associated with said dispatching instruction, and wherein said third operand tag is further associated with said second link data value, and wherein said second data value in said first queue entry is set in response to a preselected second link data value in a third queue entry.