Back to results
US 6,308,251 B1Granted
Reduced power parallel processor apparatus
AssigneeSony Corporation
InventorAkihiko Hashiguchi
Life of this patent
Estimating the term…
Abstract
A parallel processor apparatus capable of reducing the power consumption when converting serial data to parallel data and, at the same time, capable of improving an operating speed, wherein a data input register for converting serial data to parallel data is divided and data inputting means of a plurality of blocks are constituted and wherein detection circuits for detecting the time of input and the time of output of the pointer data in the data inputting means are provided and switch circuits for connecting the related data inputting means and a serial data input line only for a period from the time of input to the time of output of the pointer data detected by the detection circuit are provided.
Claims15
A parallel processor apparatus comprising:
- data inputting means of a plurality of blocks each including a shift register having a plurality of first storage means connected in series so that pointer data is input to a first storage means of a first stage and so that the output of a first storage means of a previous stage is input to the first storage means of a latter stage, a plurality of second storage means provided corresponding to the plurality of first storage means, and a plurality of switching means provided corresponding to the plurality of first storage means and supply one partial data in a plurality of partial data constituting serial data to the corresponding ones of the plurality of second storage means at a timing corresponding to the output from the corresponding ones of the plurality of first storage means;
- a plurality of processing means provided corresponding to the plurality of second storage means and performing processing using the partial data stored in the corresponding second storage means;
- a plurality of detection circuits for detecting the input timing and output timing of pointer data in the data inputting means;
- and
- a switching circuit for connecting the data inputting means and serial data input line only in the period from the input to output of the pointer data detected by the detection circuit.
2 more elements
A parallel processor apparatus comprising:
- a plurality of processing means;
- data outputting means of a plurality of block each including a shift register having a plurality of first storage means connected in series so that pointer data is input to a first storage means of a first stage and so that the output of the first storage means of a previous stage is input to the first storage means of a latter stage, a plurality of second storage means provided corresponding to the plurality of processing means and receiving as input and storing the results of processing from the corresponding processing means, and a plurality of switching means provided corresponding to the plurality of first storage means and supplying the results of processing from the corresponding ones of the plurality of second storage means at a timing corresponding to the output form the corresponding ones of the plurality of first storage means;
- a detection circuit for detecting the input timing and output timing of pointer data in the data outputting means;
- and
- a switching circuit for connecting the data outputting means and serial data output line only in the period from the input to output of the pointer data detected by the detection circuit.
2 more elements
A parallel processor apparatus comprising:
- data inputting means of a plurality of blocks each having a shift register including a plurality of first storage means connected in series so that first pointer data is input to a first storage means of a first stage and so that the output of a first storage means of a previous stage is input to the first storage means of a latter stage, a plurality of second storage means provided corresponding to the plurality of first storage means, a plurality of first switching means providing corresponding to the plurality of first storage means and supplying one partial data in a plurality of partial data constituting serial data to the corresponding ones of the plurality of second storage means at a timing corresponding to the output from the corresponding first storage means:
- a plurality of processing means providing corresponding to the plurality of second storage means and for performing processing using the partial data stored in the corresponding ones of the plurality of second storage means;
- data outputting means of a plurality of blocks each comprising a shift register including a plurality of third storage means connected in series so that second pointer data is input to a third storage means of a first stage and so that the output of a third storage means of a previous stage is input to the third storage means of a latter stage, a plurality of fourth storage means provided corresponding to the plurality of processing means and receiving as input and storing the results of processing from the corresponding processing means, and a plurality of second switching means provided corresponding to each of the plurality of third storage means and outputting the results of processing from the corresponding ones of the plurality of fourth storage means to the serial data output line at a timing corresponding to the output from the corresponding ones of the plurality of third stage means to generate serial data;
- a first detection circuit for detecting the input timing and output timing of the first pointer data at the data inputting means;
- a first switching means for connecting the data inputting means and serial data input line only in the period from the input to output of the first pointer data detected by the first detection circuit;
- a second detection circuit for detecting the input timing and output timing of the second pointer data at the data outputting means;
- and
- a second switching means for connecting the data outputting means and serial data output line only in the period from the input to output of the second pointer data detected by the second detection circuit.
5 more elements
Dependencies are inferred from the claim text.