Circuit and method for multiple match detection in content addressable memories
AssigneeMosaid Technologies Incorporated
InventorsAbdullah Ahmed, Valerie L. Lines
Life of this patent
Estimating the term…
Loading patent…
AssigneeMosaid Technologies Incorporated
InventorsAbdullah Ahmed, Valerie L. Lines
Estimating the term…
The invention detects multiple matches between search and stored data in high-density content addressable memories. An input signal is derived from the matchlines, such that the input signal starts discharging form a predetermined precharge level towards a discharge level determined by the number of match conditions. A reference signal is generated such that it starts to discharge at the same time from the same precharge level towards a reference level which falls between the two discharge levels corresponding to single and double match condition. A latching differential amplifier is activated shortly thereafter to compare the input signal with the reference signal and thereby provide an indication whether a multiple single or no match occurs on the matchlines, after which the amplifier is deactivated. The disclosed circuit features a relatively fast detection with low current consumption.
A signal detection circuit comprising:
A signal detection circuit for detecting a multiplicity of n match conditions occurring among a plurality of m matchlines within a CAM array where 2≦n<m, comprising:
A method of detecting a multiplicity of n match conditions occurring among a plurality of m matchlines within a CAM array, where 2≦n<m, comprising the steps of
Dependencies are inferred from the claim text.