Back to results
US 6,307,281 B1Granted
System and method for reducing power dissipation in a circuit
AssigneeTexas Instruments Incorporated
InventorTheodore W. Houston
Life of this patent
Estimating the term…
Abstract
A method for selective allocation of power to elements of a circuit comprises identifying at least one element of the circuit for reduced power dissipation and selecting the at least one element. The method further comprises altering an input to the at least one element thereby reducing the power dissipated by the at least one element.
Claims26
A method for selective allocation of power to elements of a circuit, comprising:
- identifying at least one element of the circuit for reduced power dissipation;
- selecting the identified at least one element;
- and
- reducing the power supply voltage of the at least one element from a normal operating first voltage to a reduced power operating voltage less than the first voltage.
1 more element
A method for selective allocation of power to elements of a circuit, comprising:
- identifying at least one element of the circuit for reduced power dissipation;
- selecting the identified at least one element;
- and
- reducing the frequency of a clock signal input to the at least one element from a normal operating first frequency to a nonzero second frequency.
1 more element
A method for selective allocation of power to elements of a circuit, comprising:
- identifying at least one element of the circuit for reduced power dissipation comprising identifying at least one transistor;
- selecting the identified at least one element;
- and
- changing a threshold voltage of the identified transistor.
1 more element
A method for selective allocation of power to elements of a circuit, comprising:
- identifying a first device and a second device coupled in parallel, the second device dissipating less power than the first device;
- during normal power operation selecting the first device;
- and
- during reduced power operation selecting the second device.
1 more element
A method for selective allocation of power to elements of a circuit, comprising:
- identifying at least one element of the circuit for reduced power dissipation;
- selecting the identified at least one element;
- and
- altering at least one input to the selected at least one element, the altered input reducing the power dissipated by the element;
- wherein the selecting the at least one element step comprises:
- sending a selection signal to a register associated with the identified at least one element;
- and
- holding the selection signal in the register until the register is reset, the selection signal causing the identified at least one element to operate in a reduced power dissipation mode.
5 more elements
A method for selective allocation of power to elements of a circuit, comprising:
- identifying at least one element of the circuit for reduced power dissipation;
- selecting the identified at least one element;
- altering at least one input to the selected at least one element, the altered input reducing the power dissipated by the element;
- and
- wherein the altering at least one input step comprises altering at least one input to the selected at least one element during a specific time interval.
2 more elements
A system for the selective allocation of power to elements of an integrated circuit, comprising:
- a logic component operable to identify at least one element of the integrated circuit for reduced power dissipation;
- a selection signal generated by the logic component operable to select the identified at least one element;
- a control interface operable to reduce the power dissipated by the selected element in response to the selection signal;
- and
- wherein the control interface comprises a control logic for selecting either a first power supply voltage or a second power supply voltage in response to the selection signal, the first power supply voltage being less than the second power supply voltage.
2 more elements
A system for the selective allocation of power to elements of an integrated circuit, comprising:
- a logic component operable to identify at least one element of the integrated circuit for reduced power dissipation;
- a selection signal generated by the logic component operable to select the identified at least one element;
- a control interface operable to reduce the power dissipated by the selected element in response to the selection signal;
- and
- wherein the control interface comprises a clock logic operable to reduce a frequency of a clock signal used by the at least one element in response to the selection signal.
2 more elements
A system for the selective allocation of power to elements of an integrated circuit, comprising:
- a logic component operable to identify at least one element of the integrated circuit for reduced power dissipation;
- a selection signal generated by the logic component operable to select the identified at least one element;
- a control interface operable to reduce the power dissipated by the selected element in response to the selection signal;
- and
- wherein the control interface comprises a voltage regulator operable to modify a threshold voltage of a transistor in the at least one element in response to the selection signal.
2 more elements
A system for the selective allocation of power to elements of an integrated circuit, comprising:
- a logic component operable to identify at least one element of the integrated circuit for reduced power dissipation, wherein the at least one element comprises a first device and a second device coupled in parallel, wherein the first device and the second device each using a different power supply voltage, the power supply voltage used by the second device being at a lower voltage than the power supply voltage used by the first device;
- a selection signal generated by the logic component operable to select the identified at least one element;
- a control interface operable to reduce the power by the selected element in response to the selection signal and thereby cause the identified at least one element to enter a reduced power dissipation mode, the control interface comprising a control circuit operable to select the second device in response to the selection signal when entering the reduced power dissipation mode.
A system for selectively reducing power dissipation in elements of a circuit, the system comprising:
- a logic component operable to identify at least one element of a circuit, the logic component identifying the at least one element in response to analyzing instructions processed by an instruction handler;
- a selection signal generated by the logic component operable to select the identified at least one element;
- a control interface operable to alter an input to the identified at least one element in response to the selection signal and thereby cause the identified at least one element to enter a reduced power dissipation mode;
- and
- wherein the control interface comprises a power supply interface operable to reduce a voltage input to the at least one element from a normal operating first voltage to a reduced power operating voltage less than the first voltage when entering the reduced power dissipation mode.
2 more elements
A system for selectively reducing power dissipation in elements of a circuit, the system comprising:
- a logic component operable to identify at least one element of a circuit, the logic component identifying the at least one element in response to analyzing instructions processed by an instruction handler;
- a selection signal generated by the logic component operable to select the identified at least one element;
- a control interface operable to alter an input to the identified at least one element in response to the selection signal and thereby cause the identified at least one element to enter a reduced power dissipation mode;
- and
- wherein the control interface comprises a clock signal interface operable to reduce the frequency of the clock signal used by the at least one element when entering the reduced power dissipation mode.
2 more elements
A system for selectively reducing power dissipation in elements of a circuit, the system comprising:
- a logic component operable to identify at least one element of a circuit, the logic component identifying the at least one element in response to analyzing instructions processed by an instruction handler;
- a selection signal generated by the logic component operable to select the identified at least one element;
- a control interface operable to alter an input to the identified at least one element in response to the selection signal and thereby cause the identified at least one element to enter a reduced power dissipation mode;
- and
- wherein the at least one element comprises at least one transistor and the control interface is operable to change a threshold voltage of the at least one transistor when entering the reduced power dissipation mode.
2 more elements
A system for selectively reducing power dissipation in elements of a circuit, the system comprising:
- a logic component operable to identify at least one element of a circuit, the logic component identifying the at least one element in response to analyzing instructions processed by an instruction handler;
- a selection signal generated by the logic component operable to select the identified at least one element;
- a control interface operable to alter an input to the identified at least one element in response to the selection signal and thereby cause the identified at least one element to enter a reduced power dissipation mode;
- and
- wherein the at least one element comprises a first data path and a second data path coupled in parallel, the second data path dissipating less power than the first data path, and the control interface is operable to select the second data path when entering the reduced power dissipation mode.
2 more elements
Dependencies are inferred from the claim text.