Dual-chip integrated circuit package with a chip-die pad formed from leadframe leads
AssigneeSiliconware Precision Industries Co., Ltd.
InventorsChien-Ping Huang, Lian-Cherng Chiang, Wen-Ta Tsai
Life of this patent
Estimating the term…
Loading patent…
AssigneeSiliconware Precision Industries Co., Ltd.
InventorsChien-Ping Huang, Lian-Cherng Chiang, Wen-Ta Tsai
Estimating the term…
A dual-chip integrated circuit (IC) package is provided, which is characterized in the use of a an extending portion formed from the leads of a leadframe to provide firm support to the bonding pads on the chips. The dual-chip integrated circuit package utilizes a leadframe having a first leads and a second leads, with a spacing being defined between the first and second leads; and the first leads is extended toward the spacing to form the extending portion at a downset position with respect to the second plane where the leadframe positions leads. A first integrated circuit chip is mounted on the extending portion in such a manner that the front side thereof is attached to the extending portion; and a second integrated circuit chip is attached to the first integrated circuit chip in a back-to-back manner. The bonding pads on the two integrated circuit chips are electrically connected to the first and second leads via a plurality of bonding wires. The use of the extending portion for the attachment of the two integrated circuit chips can help prevent delamination of the chips and can provide firm support to the bonding pads on the chips so that the chips can be prevented from being cracked during the wire-bonding process. The manufactured integrated circuit package can therefore be more assured in reliability and quality.
A dual-chip integrated circuit package, which comprises:
Dependencies are inferred from the claim text.