Back to results
US 6,304,150 B1Granted
Double-clamped delay stage and voltage controlled oscillator
AssigneeLSI Logic Corporation
InventorRavindra Shenoy
Life of this patent
Estimating the term…
Loading patent…
Loading patent…
AssigneeLSI Logic Corporation
InventorRavindra Shenoy
Estimating the term…
A delay cell, a method for generating a delay, and a differential ring oscillator are disclosed. The delay cell provides a stable delay with a low voltage power supply, and has a high power supply rejection ratio. The delay cell generally comprises a first and second input receiver on a first and second branch, respectively, to receive an input to control a current on each branch, each branch includes an output node capacitively coupled to a power supply. Each branch may include a current source coupled between the output node and the power supply and/or a lower limit clamp coupled between the output node and the power supply to maintain an output at the output node above a lower limit. The delay cell may also include a first and a second current diverter coupled to the first and second branch for diverting current on the first and second branch away from the first and second input receiver, respectively. An upper limit clamp may be coupled between the power supply and the first and second current diverters to maintain the output below an upper limit. Inputs to the lower and upper limit clamps may be generated relative to the power supply. The delay cell may further include a tail current source coupled between ground and the input receivers and an upper clamp current source coupled between ground and the first and second current diverters.
A delay cell, comprising:
A delay cell, comprising:
A method for generating a delay, comprising:
A method for generating a delay, comprising:
A differential ring oscillator, comprising a first delay cell, one or more intermediate delay cells, and a last delay cell, each delay cell adapted to receive a first input and a second input and each delay cell having a first output node and a second output node, the delay cells being configured in a sequential ring configuration such that the first and second output nodes of the last delay cell are coupled to the second and first inputs of the first delay cell, respectively, and the first and second output nodes of each of the first and intermediate delay cells are coupled to the first and second inputs of a subsequent delay cell comprising the intermediate and the last delay cells, respectively, each delay cell comprising:
A differential ring oscillator, comprising a first delay cell, one or more intermediate delay cells, and a last delay cell, each delay cell adapted to receive a first input and a second input and each delay cell having a first output node and a second output node, the delay cells being configured in a sequential ring configuration such that the first and second output nodes of the last delay cell are coupled to the second and first inputs of the first delay cell, respectively, and the first and second output nodes of each of the first and intermediate delay cells are coupled to the first and second inputs of a subsequent delay cell comprising the intermediate and the last delay cells, respectively, each delay cell comprising:
Dependencies are inferred from the claim text.