Data acquisition system comprising real-time analysis and storing means
AssigneeAcqiris
InventorsViktor M. Hungerbuehler, Bernard Mauron
Life of this patent
Estimating the term…
Abstract
The circuit for converting a high-frequency analog input signal (a) into a plurality of digital signals (D1-DN) for processing by a digital processor (8) in a data acquisition system comprises: an analog-to-digital m-bits converter (1), a memory (5) for storing the digital data (d1-dN) converted by said converter, said memory being accessible by said digital processor (8), a circuit (6) for analyzing in real time said digital data (D1-DN), capable of modifying the storage address of said digital data (D1-DN) in said memory (5) following the detection of a predefined event in said digital data (D1-DN).
Claims20
Circuit for converting a high-frequency analog input signal into a plurality of digital signals for processing by a digital processor in a data acquisition system, comprising:
- an analog-to-digital m-bits converter,
- a memory for storing the digital data converted by said converter, said memory being accessible by said digital processor,
- a circuit for analyzing in real time said digital data, intended to provoke a modification of the storage address of said digital data in said memory upon a predefined event being detected in said digital data.
Circuit according to the preceding claim, further comprising a demultiplexer for demultiplexing the digital data supplied by said analog-to-digital converter and for supplying in parallel to said memory and to said analysis circuit N words of m bits demultiplexed from N words of m bits supplied in series by said analog-to-digital converter.
Circuit according to the preceding claim, wherein the functioning of said address counter is controlled by said digital processor.
Circuit according to the preceding claim, wherein the length of said segments is controlled by said digital processor and/or by said analysis circuit.
Circuit according to the preceding claim, wherein, following the occurrence of a said predefined event, the value of said counter is incremented by a value stored in a register accessible in writing by said digital processor and/or by said analysis circuit.
Circuit according to the preceding claim, wherein said analysis circuit further supplies processed results to said digital processor.
Circuit according to the preceding claim, wherein each analysis system comprises a signal processor.
Circuit according to the preceding claim, wherein said real-time analysis circuit comprises one or several field programmable gate arrays.
Circuit according to the preceding claim, wherein said real-time analysis circuit comprises one or several field programmable gate arrays whose algorithm is contained in a RAM.
Circuit according to the preceding claim, wherein said RAM is accessible in reading and/or writing by said digital processor.
Dependencies are inferred from the claim text.