Computer-assisted design analysis method for extracting device and interconnect information
AssigneeSemiconductor Insights Inc.
InventorsGeorge Chamberlain, Larry Lam
Life of this patent
Estimating the term…
Loading patent…
AssigneeSemiconductor Insights Inc.
InventorsGeorge Chamberlain, Larry Lam
Estimating the term…
A method for extracting design information from a semiconductor integrated circuit (IC) or at least a portion thereof comprising the steps of: (a) imaging at least a portion of one or more IC layers to obtain stored images of said portions of the IC; (b) using manual or automatic registration techniques to mosaic images; (c) using an IC layout package possessing a feature of allowing images to be displayed and moved and polygons to be created to allow the recreation of the IC layout in the form of polygons; (d) exporting or storing of a polygon database in a standard IC layout format; (e) creating a table of transistor connections (netlist); (f) organizing circuit netlist into functional blocks of increasing complexity; and (g) generating a schematic diagram.
A method of extracting design information from a pre-existing semiconductor integrated circuit (IC), or at least a portion thereof, comprising the steps of:
A method of extracting design information from a pre-existing semiconductor integrated circuit (IC), or at least a portion thereof, comprising the steps of:
A method of extracting design information from a pre-existing semiconductor integrated circuit (IC), or at least a portion thereof, comprising the steps of:
Dependencies are inferred from the claim text.