Loading patent…
AssigneeSilicon Laboratories Inc.
InventorsAndrew W. Krone, Timothy J. Dupuis, Jeffrey W. Scott, Navdeep S. Sooch, David R. Welland
Estimating the term…
A digital capacitive isolation barrier system is provided that is suitable for use in a telephone or modem where the locally powered circuits must be effectively isolated from the public telephone system, while permitting data transfer across the barrier. In particular, an automatic ADC offset calibration system is provided for determining the magnitude of the ADC offset signal required in the system during a calibration operation, and for providing the ADC offset signal during normal operation of the isolation barrier system. The offset calibration system includes a coarse offset signal generator which provides ;elected increments of offset voltage to the ADC outside of the outgoing data signal channel, In order to increase the calibration range and to avoid injecting large offset voltages into the outgoing data channel. Fixed bias signals are also provided for the ADC and for a DAC in the system. In a preferred embodiment, the ADC is located on the isolated side of the isolation barrier, while the integrator and register that determine and hold the offset signal are located on the powered side of the isolation barrier.
An analog-to-digital converter (ADC) offset calibration system in a digital capacitive isolation system having a powered circuit on a first side of a capacitive isolation barrier and an isolated circuit on a second side of the barrier, wherein digital signals are transmitted across the isolation barrier, and wherein an ADC requiring calibration is located on the second side of the isolation barrier, the ADC offset calibration system comprising:
A method of performing analog-to-digital converter (ADC) offset calibration in a digital capacitive isolation system, comprising:
A method for providing a coarse offset calibration signal for an analog-to-digital converter (ADC), comprising:
Dependencies are inferred from the claim text.