Loading patent…
AssigneeInfineon Technologies AG
InventorsHenry Stracovsky, Piotr Szabelski
Estimating the term…
A method of using a reduced number of page tag registers to track a state of physical pages in memory systems are is described. An incoming system address request is received that includes a requested bank number and a requested page number. A page register located in memory controller corresponding to the requested bank number is then located and the stored page address included in the located page register is then compared to the requested page address. The requested page in the memory bank corresponding to the requested bank number is then accessed when the stored page address matches the requested page address for the requested memory bank. The stored page using page address from the page register of the bank which number is given by random page register number generator is closed if the requested bank and stored page address do not match. However, a new page using the page address from the incoming system address is opened after which the requested bank is accessed. Furthermore, the memory controller includes an adjustable comparator unit coupled to each of the plurality of page registers.
A method of speeding up access to a memory page included in a memory bank in a multi-bank type memory having a quantity of N memory banks by a memory controller, wherein the memory controller includes a quantity of M page registers wherein the quantity of M page registers is less than the quantity of N memory banks such that not every one of the N memory banks is represented in the M page registers, wherein a page register is arranged to store a selected bank number corresponding to a selected one of the M memory banks, an open page address located within the selected bank, and an open page status, and wherein the memory controller further includes an adjustable comparator unit coupled to each of the plurality of page registers, and wherein the memory controller further includes a random page register number generator arranged to randomly generate an integer between and including 1 and M, comprising:
A method of speeding up a memory access of a memory page included in a memory bank in a multi-bank type memory having a quantity of N memory banks by a memory controller, wherein the memory controller includes a quantity of M page registers wherein the quantity of M page registers is less than the quantity of N memory banks such that not every one of the N memory banks is represented in the M page registers, wherein a page register is arranged to store a selected bank number corresponding to a selected one of the M memory banks, an open page address located within the selected bank, and an open page status, and wherein the memory controller further includes an adjustable comparator unit coupled to each of the plurality of page registers, and wherein the memory controller further includes a least recently used generator arranged to randomly generate the number of the oldest unused page register, comprising:
Dependencies are inferred from the claim text.