Digital delay line with low insertion delay
AssigneeInternational Business Machines Corporation
InventorsAlbert M. Chu, Frank D. Ferraiolo, John A. Fifield, Teresa Thi Nguyen, Michael Sofranko
Life of this patent
Estimating the term…
Abstract
A variable digital delay line with an insertion delay as low as a single delay element yet capable of providing a large programmable delay with a small simple control mechanism. A loop connects an input to an output through selectable first delay elements such as 2:1 muxes and selectable second delay elements such as pairs of inverters by way of a plurality of intermediate nodes having a tap. A plurality of sneak paths are available wherein the loop by passes a remainder of first delay elements and/or second delay elements by way of the taps at the intermediate nodes.
Claims12
A variable digital delay line having an insertion delay of a single delay element and enabling a large programmable delay with a small simple control mechanism, said variable digital delay line comprising:
- an input;
- a loop connecting said input to an output through selectable first delay elements and selectable second delay elements, by way of a plurality of intermediate nodes having a tap;
- and
- a plurality of sneak paths wherein said loop connects selected ones of said taps at said intermediate nodes to said output.
A variable delay line comprising
- a plurality of first delay elements connected to select a tap connecting respective ones of a plurality of second delay elements, and
- a plurality of sneak paths for selectively bypassing selected ones of said first delay elements and said second delay elements.
Dependencies are inferred from the claim text.