Semiconductor device having a low resistance gate conductor and method of fabrication the same
AssigneeAdvanced Micro Devices, Inc.
InventorsKarsten Wieczorek, Manfred Horstmann, Tilo Mantei
Life of this patent
Estimating the term…
Loading patent…
AssigneeAdvanced Micro Devices, Inc.
InventorsKarsten Wieczorek, Manfred Horstmann, Tilo Mantei
Estimating the term…
A semiconductor device and a method of fabricating the same is provided, wherein the semiconductor device exhibits a lower gate delay time when compared to that of a conventional semiconductor device. The reduction of gate delay time is achieved by providing a conductive layer enclosing the gate electrode so as to significantly increase the surface portion of the gate electrode having a low electric resistance. For example, providing a substantially inverted U-shaped silicide layer enclosing the gate electrode leads to a decrease in the electrical resistance of about 67% with a given aspect ratio of about 1. Moreover, reducing the gate length, i.e., increasing the aspect ratio of the gate electrode results in a nearly complete independence of the gate resistance from the gate length.
A method, comprising:
A method, comprising:
Dependencies are inferred from the claim text.