Method for fabricating an isolation trench applied in BiCMOS processes
AssigneeUnited Microelectronics Corp.
InventorsCheng-Hsu Wu, Chin Liang Chen
Life of this patent
Estimating the term…
Loading patent…
AssigneeUnited Microelectronics Corp.
InventorsCheng-Hsu Wu, Chin Liang Chen
Estimating the term…
The present invention discloses a method for fabricating isolation trenches applied in BiCMOS processes. The isolation trenches are formed initially by defining an oxide layer formed on a semiconductor substrate. Then an epitaxy layer is formed on the substrate and a polysilicon layer is formed on the oxide layer by selective epitaxial growth (SEG). After forming well regions and a collector region in the epitaxy layer, the polysilicon layer is etched and stopped at the oxide layer such that trenches are formed. Subsequently, an isolating material is filled into the trenches to form isolation trenches. It is noted that the oxide layer definition, the epitaxy layer and the polysilicon layer growth by SEG, and the polysilicon etching processes simplify the process of forming isolation trenches. In addition, the integration of the semiconductor is increased, and the isolating effect is good.
A method for fabricating an isolation trench applied in BiCMOS processes on a semiconductor substrate, comprising the following steps of:
Dependencies are inferred from the claim text.