Data recorder and data producing circuit

A data recorder for recording data onto a record medium on which a sync signal is inserted at a given interval, comprising:

• a sync detector for detecting a sync signal recorded on the record medium;
• a system controller for triggering an initiation of a recording operation;
• a sync signal set-up section for producing a leading end signal of an encoded block which is defined by a predetermined number of sectors on the basis of a result obtained by said sync detector in response to a command from said system controller;
• a memory for temporarily storing a result of an encoding processing operation;
• a first encoder for applying a first encoding processing operation upon input data which is to be recorded onto the record medium and for causing a result of the first encoding processing operation to be temporarily stored in said memory;
• a second encoder for applying a second encoding processing operation upon the result of the first encoding processing operation which is temporarily stored in said memory and for causing a result of the second encoding processing operation to be temporarily stored again in said memory;
• a data reader for reading out the result of the second encoding processing operation which is temporarily stored in said memory;
• a data transducer for transducing data which is read out by said data reader into a form which can be recorded onto the record medium;
• a pause signal producing section for producing a pause signal on the basis of a pause set-up signal produced by said system controller and commanding a suspension of the encoding processing operation, the pause signal deactivating or activating said first encoder, said second encoder and said data reader;
• and
• a sequence controller;
• wherein, after receiving the pause signal, said sequence controller deactivates said first encoder, said second encoder and said data reader independently from any status thereof in response to a leading end signal of an encoded block which is input from said sync signal set-up section;
• wherein, responsive to a command from said system controller which triggers an initiation of a recording operation subsequent to termination of the pause signal or to termination of the pause signal subsequent to a command from said system controller which triggers an initiation of a recording operation, said sequence controller activates said first encoder in response to a leading end signal of an encoded block from said sync signal set-up section, activates said first encoder and said second encoder in response to a leading end signal of the next encoded block, and activates said first encoder, said second encoder and said data reader in response to the leading end signal of the next following encoded block;
• and
• wherein, during the absence of the command from said system controller which triggers an initiation of a recording operation, said sequence controller deactivates said first encoder in response to a leading end signal of an encoded block from said sync signal set-up section, deactivates said first encoder and said second encoder in response to a leading end signal of the next encoded block, and deactivates said first encoder, said second encoder and said data reader in response to a leading end signal of the next following encoded block.

A data recorder for recording data onto a record medium on which a sync signal and address information are inserted at a given interval, comprising:

• a sync detector for detecting the sync signal which is recorded on the record medium;
• a system controller for triggering an initiation of a recording operation;
• a sync signal set-up section for producing a leading end signal of an encoded block which is defined by a predetermined number of sectors on the basis of a result obtained by said sync detector in response to a command from said system controller;
• a memory for temporarily storing a result of an encoding processing operation;
• a first encoder for applying a first encoding processing operation upon input data which is to be recorded onto the record medium and for causing a result of the first encoding processing operation to be temporarily stored in said memory;
• a second encoder for applying a second encoding processing operation upon the result of the first encoding processing operation which is temporarily stored in said memory and for causing a result of the second encoding processing operation to be temporarily stored again in said memory;
• a data reader for reading out the result of the second encoding processing operation which is temporarily stored in said memory;
• a data transducer for transducing data which is read out by said data reader into a form which can be recorded onto the record medium;
• an address detector for detecting address position information from the address information which is recorded on the record medium;
• an address comparator for comparing the address obtained by the address detector against a predetermined value which is determined by said system controller;
• a pause signal producing section for receiving the pause set-up signal for indicating a suspension of the encoding processing operation and producing a pause signal which deactivates said first encoder, said second encoder and said data reader when the address comparator fails to detect a coincidence between the address and the predetermined value and which deactivates or activates said first encoder, said second encoder and said data reader when the address comparator finds a coincidence between the address and the predetermined value;
• and
• a sequence controller;
• wherein, after receiving the pause signal, said sequence controller deactivates said first encoder, said second encoder and said data reader independently from any status thereof in response to a leading end signal of an encoded block which is input from said sync signal set-up section;
• wherein, responsive to a command from said system controller which triggers an initiation of a recording operation subsequent to termination of the pause signal or to termination of the pause signal subsequent to a command from said system controller which triggers an initiation of a recording operation, said sequence controller activates said first encoder in response to a leading end signal of an encoded block from said sync signal set-up section, activates said first encoder and said second encoder in response to a leading end signal of the next encoded block, and activates said first encoder, said second encoder and said data reader in response to the leading end signal of the next following encoded block;
• and
• wherein, during the absence of the command from said system controller which triggers an initiation of a recording operation, said sequence controller deactivates said first encoder in response to a leading end signal of an encoded block from said sync signal set-up section, deactivates said first encoder and said second encoder in response to a leading end signal of the next encoded block, and deactivates said first encoder, said second encoder and said data reader in response to a leading end signal of the next following encoded block.

A data recorder for recording data onto a record medium on which a sync signal, address information and sector information are inserted at a given interval, comprising:

• a sync detector for detecting a sync signal which is recorded on the record medium;
• a system controller for triggering an initiation of a recording operation;
• a sync signal set-up section for producing a leading end signal of an encoded block which is defined by a predetermined number of sectors on the basis of a result obtained by said sync detector in response to a command from said system controller;
• a memory for temporarily storing a result of an encoding processing operation;
• a first encoder for applying a first encoding processing operation upon input data which is to be recorded onto the record medium and for causing a result of the first encoding processing operation to be temporarily stored in said memory;
• a second encoder for applying a second encoding processing operation upon the result of the first encoding processing operation which is temporarily stored in said memory and for causing a result of the second encoding processing operation to be temporarily stored again in said memory;
• a data reader for reading out the result of the second encoding processing operation which is temporarily stored in said memory;
• a data transducer for transducing data which is read out by said data reader into a form which can be recorded onto the record medium;
• a defective sector detector for detecting a defective sector or sectors from the sector information which is recorded on the record medium, said data reader reading out, in the event the defective sector detector detects that a sector being recorded by said data transducer is a defective sector, the same data as the data recorded in the detected defective sector from said memory for the next following recording sector and reading out successive fresh data in the absence of any defective sector detected;
• an address detector for detecting address position information from the address information which is recorded on the record medium;
• an address comparator for comparing an address obtained by the address detector against a predetermined value determined by said system controller;
• a pause signal producing section for receiving the pause set-up signal for indicating a suspension of the encoding processing operation and producing a pause signal which deactivates said first encoder, said second encoder and said data reader when said address comparator fails to detect a coincidence between the address and the predetermined value and which deactivates or activates said first encoder, said second encoder and said data reader when said address comparator finds a coincidence between the address and the predetermined value;
• and
• a sequence controller;
• wherein, after receiving the pause signal, said sequence controller deactivates said first encoder, said second encoder and said data reader independently from any status thereof in response to a leading end signal of an encoded block which is input from said sync signal set-up section;
• wherein, responsive to a command from said system controller which triggers an initiation of a recording operation subsequent to termination of the pause signal or to termination of the pause signal subsequent to a command from said system controller which triggers an initiation of a recording operation, said sequence controller activates said first encoder in response to a leading end signal of an encoded block from said sync signal set-up section, activates said first encoder and said second encoder in response to a leading end signal of the next encoded block, and activates said first encoder, said second encoder and said data reader in response to the leading end signal of the next following encoded block;
• and
• wherein, during the absence of the command from said system controller which triggers an initiation of a recording operation, said sequence controller deactivates said first encoder in response to a leading end signal of an encoded block from said sync signal set-up section, deactivates said first encoder and said second encoder in response to a leading end signal of the next encoded block, and deactivates said first encoder, said second encoder and said data reader in response to a leading end signal of the next following encoded block.

A data producing circuit for producing data to be recorded onto a record medium on which a sync signal is inserted at a given interval, comprising:

• a sync detector for detecting the sync signal recorded on the record medium;
• a sync signal set-up section for producing a leading end signal of an encoded block which is defined by a predetermined number of sectors on the basis of a result obtained by said sync detector in response to a command from a system controller;
• a first encoder for applying a first encoding processing operation upon input data which is to be recorded onto the record medium;
• a second encoder for applying a second encoding processing operation upon a result of the first encoding processing operation;
• a data reader for reading out a result of the second encoding processing operation;
• and
• a sequence controller;
• wherein, after receiving the command from a system controller which triggers an initiation of a recording operation, said sequence controller activates said first encoder in response to a leading end signal of the encoded block from said sync signal set-up section, activates said first encoder and said second encoder in response to a leading end signal of the next encoded block, and activates said first encoder, said second encoder and said data reader in response to a leading end signal of the next following encoded block;
• and
• wherein, during the absence of the command from the system controller which triggers an initiation of a recording operation, said sequence controller deactivates said first encoder in response to a leading end signal of an encoded block from said sync signal set-up section, deactivates said first encoder and said second encoder in response to a leading end signal of the next encoded block, and deactivates said first encoder, said second encoder and said data reader in response to a leading end signal of the next following encoded block.

A data producing circuit for producing data to be recorded onto a record medium on which a sync signal is inserted at a given interval, comprising:

• a sync detector for detecting a sync signal recorded on the record medium;
• a sync signal set-up section for producing a leading end signal of an encoded block which is defined by a predetermined number of sectors on the basis of a result obtained by said sync detector in response to a command from a system controller;
• a first encoder for applying a first encoding processing operation upon input data which is to be recorded onto the record medium;
• a second encoder for applying a second encoding processing operation upon the result of the first encoding processing operation which is temporarily stored in said memory and for causing a result of the second encoding processing operation to be temporarily stored again in said memory;
• a data reader for reading out the result of the second encoding processing operation which is temporarily stored in said memory;
• a pause signal producing section for producing a pause signal on the basis of a pause set-up signal produced by the system controller and commanding a suspension of the encoding processing operation, the pause signal deactivating or activating said first encoder, said second encoder and said data reader;
• and
• a sequence controller;
• wherein, after receiving the pause signal, said sequence controller deactivates said first encoder, said second encoder and said data reader independently from any status thereof in response to a leading end signal of an encoded block which is input from said sync signal set-up section;
• wherein, responsive to a command from the system controller which triggers an initiation of a recording operation subsequent to termination of the pause signal or to termination of the pause signal subsequent to a command from the system controller which triggers an initiation of a recording operation, said sequence controller activates said first encoder in response to a leading end signal of an encoded block from said sync signal set-up section, activates said first encoder and said second encoder in response to a leading end signal of the next encoded block, and activates said first encoder, said second encoder and said data reader in response to the leading end signal of the next following encoded block;
• and
• wherein, during the absence of the command from the system controller which triggers an initiation of a recording operation, said sequence controller deactivates said first encoder in response to a leading end signal of an encoded block from said sync signal set-up section, deactivates said first encoder and said second encoder in response to a leading end signal of the next encoded block, and deactivates said first encoder, said second encoder and said data reader in response to a leading end signal of the next following encoded block.

A data producing circuit for producing data to be recorded onto a record medium on which a sync signal and address information are inserted at a given interval, comprising:

• a sync detector for detecting the sync signal which is recorded on the record medium;
• a sync signal set-up section for producing a leading end signal of an encoded block which is defined by a predetermined number of sectors on the basis of a result obtained by said sync detector in response to a command from a system controller;
• a first encoder for applying a first encoding processing operation upon input data which is to be recorded onto the record medium;
• a second encoder for applying a second encoding processing operation upon a result of the first encoding processing operation;
• a data reader for reading out a result of the second encoding processing operation;
• an address detector for detecting address position information from the address information which is recorded on the record medium;
• an address comparator for comparing the address obtained by the address detector against a predetermined value which is determined by the system controller;
• a pause signal producing section for receiving the pause set-up signal for indicating a suspension of the encoding processing operation and producing a pause signal which deactivates said first encoder, said second encoder and said data reader when the address comparator fails to detect a coincidence between the address and the predetermined value and which deactivates or activates said first encoder, said second encoder and said data reader when the address comparator finds a coincidence between the address and the predetermined value;
• and
• a sequence controller;
• wherein, after receiving the pause signal, said sequence controller deactivates said first encoder, said second encoder and said data reader independently from any status thereof in response to a leading end signal of an encoded block which is input from said sync signal set-up section;
• wherein, responsive to a command from the system controller which triggers an initiation of a recording operation subsequent to termination of the pause signal or to termination of the pause signal subsequent to a command from the system controller which triggers an initiation of a recording operation, said sequence controller activates said first encoder in response to a leading end signal of an encoded block from said sync signal set-up section, activates said first encoder and said second encoder in response to a leading end signal of the next encoded block, and activates said first encoder, said second encoder and said data reader in response to the leading end signal of the next following encoded block;
• and
• wherein, during the absence of the command from the system controller which triggers an initiation of a recording operation, said sequence controller deactivates said first encoder in response to a leading end signal of an encoded block from said sync signal set-up section, deactivates said first encoder and said second encoder in response to a leading end signal of the next encoded block, and deactivates said first encoder, said second encoder and said data reader in response to a leading end signal of the next following encoded block.

A data producing circuit for producing data to be recorded onto a record medium on which a sync signal, address information and sector information are inserted at a given interval, comprising:

• a sync detector for detecting a sync signal which is recorded on the record medium;
• a sync signal set-up section for producing a leading end signal of an encoded block which is defined by a predetermined number of sectors on the basis of a result obtained by said sync detector in response to a command from a system controller;
• a first encoder for applying a first encoding processing operation upon input data which is to be recorded onto the record medium;
• a second encoder for applying a second encoding processing operation upon the result of the first encoding processing operation;
• a data reader for reading out the result of the second encoding processing operation which is temporarily stored in said memory;
• a defective sector detector for detecting a defective sector or sectors from the sector information which is recorded on the record medium, said data reader reading out, in the event the defective sector detector detects that a sector being recorded by said data transducer is a defective sector, the same data as the data recorded in the detected defective sector from said memory for the next following recording sector and reading out successive fresh data in the absence of any defective sector detected;
• an address detector for detecting address position information from the address information which is recorded on the record medium;
• an address comparator for comparing an address obtained by the address detector against a predetermined value determined by the system controller;
• a pause signal producing section for receiving the pause set-up signal for indicating a suspension of the encoding processing operation and producing a pause signal which deactivates said first encoder, said second encoder and said data reader when said address comparator fails to detect a coincidence between the address and the predetermined value and which deactivates or activates said first encoder, said second encoder and said data reader when said address comparator finds a coincidence between the address and the predetermined value;
• and
• a sequence controller;
• wherein, after receiving the pause signal, said sequence controller deactivates said first encoder, said second encoder and said data reader independently from any status thereof in response to a leading end signal of an encoded block which is input from said sync signal set-up section;
• wherein, responsive to a command from the system controller which triggers an initiation of a recording operation subsequent to termination of the pause signal or to termination of the pause signal subsequent to a command from the system controller which triggers an initiation of a recording operation, said sequence controller activates said first encoder in response to a leading end signal of an encoded block from said sync signal set-up section, activates said first encoder and said second encoder in response to a leading end signal of the next encoded block, and activates said first encoder, said second encoder and said data reader in response to the leading end signal of the next following encoded block;
• and
• wherein, during the absence of the command from the system controller which triggers an initiation of a recording operation, said sequence controller deactivates said first encoder in response to a leading end signal of an encoded block from said sync signal set-up section, deactivates said first encoder and said second encoder in response to a leading end signal of the next encoded block, and deactivates said first encoder, said second encoder and said data reader in response to a leading end signal of the next following encoded block.