Collective communication apparatus in multiprocessor system
AssigneeNEC Corporation
InventorMasanori Tamura
Life of this patent
Estimating the term…
Loading patent…
AssigneeNEC Corporation
InventorMasanori Tamura
Estimating the term…
A collective communication apparatus in a multiprocessor system which shortens communication processing time by reducing data transfer that utilizes communication paths of low performance includes a processor group defining unit for defining groups of processors, from a plurality of processors connected by communication paths of various performance levels, that are capable of implementing data transfer on a communication path or paths of equal performance levels, and creating lists of these processor groups; a master-processor registration updating unit for updating the lists by a root processor designation included in a communication request; a collective communication execution control unit for controlling, depending upon the type of collective communication, the order in which the lists are executed; and a list-referring collective communication execution unit for performing collective communication with specific processors using the lists.
A collective communication apparatus in a multiprocessor system constituted by a plurality of processors connected by communication paths, said communication paths having various performance levels, comprising:
A collective communication apparatus in a multiprocessor system constituted by a plurality of processors connected by communication paths, said communication paths having various performance levels, wherein each processor comprises:
A collective communication method in a multiprocessor system constituted by a plurality of processors connected by communication paths, said communication paths having various performance levels, the method comprises:
A collective communication method in a multiprocessor system constituted by a plurality of processors connected by communication paths, said communication paths having various performance levels, wherein in each processor the following steps are executed:
Dependencies are inferred from the claim text.