Back to results
US 6,275,083 B1Granted
Low operational power, low leakage power D-type flip-flop
AssigneeAgilent Technologies, Inc.
InventorsMario Martinez, Vamsi Srikantam
Life of this patent
Estimating the term…
Loading patent…
Loading patent…
AssigneeAgilent Technologies, Inc.
InventorsMario Martinez, Vamsi Srikantam
Estimating the term…
A flip-flop having a sleep mode in which power consumption is reduced. The flip-flop comprises a clock input, a data input, an input stage, an input gate, an output stage and an output clamp. The input gate is interposed between the data input and the input stage and operates in the sleep mode to isolate the input stage from the data input. The output stage is coupled to the input stage and includes an output having a first output state and a second output state. The output clamp operates in the sleep mode to set the output stage to a predetermined state regardless of the data states at the data input and the clock input. The predetermined state is the one of the output states in which the leakage power consumption of the flip-flop is less than in the other of the output states. The predetermined state may alternatively be the one of the output states in which the leakage power consumption of circuitry connected to the output of the flip-flop is less than in the other of the output states. As a further alternative, the predetermined state may be the one of the output states in which the leakage power consumption of a digital electronic circuit of which the flip-flop forms part is less than in the other of the output states.
A flip-flop having a sleep mode in which power consumption is reduced, the power consumption including leakage power consumption, the flip-flop comprising:
A digital electronic circuit having a sleep mode in which power consumption is reduced, the electronic circuit comprising a data input and a flip-flop having leakage power consumption, the flip-flop including:
A method of establishing, in a digital electronic circuit, a sleep mode in which power consumption is reduced, the power consumption including leakage power consumption, the digital electronic circuit including a data input and a flip-flop coupled to the data input, the flip flop having a clock input and a data output, the method comprising, in the sleep mode:
Dependencies are inferred from the claim text.