Processing method and apparatus involving a processor instruction using hashing
AssigneeHewlett-Packard Company
InventorsCostas Calamvokis, Aled Justin Edwards
Life of this patent
Estimating the term…
Loading patent…
AssigneeHewlett-Packard Company
InventorsCostas Calamvokis, Aled Justin Edwards
Estimating the term…
A program-controlling processing unit executes instructions stored in memory. A special instruction type is provided for selectively retrieving an element from memory in dependence on the value of input data subject of the instruction. Each instruction of this type has a header identifying the instruction type, and a body in the form of a hash table having at least one entry with both (i) a check value corresponding to a value of interest of the input data subject of the instruction, and (ii) an element to be used when the input data has said value of interest. Upon execution of such an instruction, the related input data is hashed to produce an offset value that is used to access in memory, relative to the position in memory of the current instruction, a corresponding entry in the hash table of the instruction. If a “hit” results (that is, the check value of the accessed entry matches the input data value), the entry element is operatively output. Such a compact, relocatable, instruction is of particular use in processing units for controlling packet switches where the packet destination address is used to determine routing.
A processing method in which program-controlled processing means, in the course of executing an instruction of a given type stored in memory, is caused to selectively retrieve an element from memory in dependence on the value of input data subject of the instruction;
Apparatus provided with comprising processing means for executing a program that includes an instruction having a header and a body, the header identifying it as of a given type, and the body being in the form of a hash table having at least one entry with both a check value and an output element;
Apparatus comprising a processor for executing a program that includes an instruction having a header and a body, the header identifying it as of a given type, and the body being in the form of a hash table having at least one entry with both a check value and an output element;
Dependencies are inferred from the claim text.