Stacked semiconductor package and method of fabrication
AssigneeMicron Technology, Inc.
InventorsWarren M. Farnworth, Alan G. Wood, Mike Brooks
Life of this patent
Estimating the term…
Loading patent…
AssigneeMicron Technology, Inc.
InventorsWarren M. Farnworth, Alan G. Wood, Mike Brooks
Estimating the term…
A semiconductor package and a method for fabricating the package are provided. The package includes multiple substrates in a stacked configuration, each having a semiconductor die mounted thereon. Each substrate includes matching patterns of external contacts and contact pads formed on opposing sides of the substrate, and interconnected by interlevel conductors through the substrate. In the package, the external contacts on a first substrate are bonded to the contact pads on an adjacent second substrate, so that all of the dice in the package are interconnected. The fabrication process includes forming multiple substrates on a panel, mounting the dice to the substrates, stacking and bonding the panels to one another, and then separating the substrates from the stacked panels to form the packages.
A method for fabricating semiconductor packages comprising:
A method for fabricating a semiconductor package comprising:
A method for fabricating a semiconductor package comprising:
A method for fabricating a semiconductor package comprising:
Dependencies are inferred from the claim text.