Optical proximity correction method and apparatus
AssigneeLSI Logic Corporation
InventorsMario Garza, John V. Jensen, Nicholas K. Eib, Keith K. Chao
Life of this patent
Estimating the term…
Loading patent…
AssigneeLSI Logic Corporation
InventorsMario Garza, John V. Jensen, Nicholas K. Eib, Keith K. Chao
Estimating the term…
Disclosed is a method for correcting a layout design using a design rule checker. The method includes providing a layout design file having the layout design that is to be corrected for optical proximity by the design rule checker. Providing a run set to the design rule checker. The run set includes a plurality of correction values that are used to correct a plurality of features of the layout design that have a selected space dimension. Identifying each of the plurality of features that have the selected space dimension. The method further includes correcting each of the plurality of features that have the selected space dimension with one correction value of the plurality of correction values of the run set. Preferably, the run set is generated from a correction table that has the plurality of correction values.
A method for correcting a layout design using a design rule checker, comprising:
An apparatus for correcting a layout design for optical proximity correction errors, comprising:
In a system for performing optical proximity correction on a layout design file, a process comprising:
Dependencies are inferred from the claim text.