Apparatus and method for terminating a computer memory bus
OwnerChris Karabatsosinventor
Life of this patent
Estimating the term…
Loading patent…
OwnerChris Karabatsosinventor
Estimating the term…
A method and apparatus for enhancing memory speed and capacity utilizes a set of electronic switches to select a proper termination chip for the computer system bus. The apparatus includes one or more multi-sided termination boards with etched leads, lands and feed-throughs. The termination chips may be mounted on either one side, or both sides of each board. Connection between the termination boards and the mother board are made by means of a comb of contact fingers or edge-connector which mates with a connector on the mother board. The data lines and address lines of the computer bus are distinct from each other, and routed to the termination board via the edge connector. A set of CMOS TTL or FET switches are located adjacent to the comb, and are switched on and off by a decoded combination of address, control, or data lines or by a distinct enable line provided by the CPU, controller or other decoding means located on the motherboard. The termination board is used in a system in which system memory is implemented by a number of switchable DIMMs in which only one at a time is selected. The termination board contains a number of different termination chips, with the proper termination chip selected by electronic switches. The selection of the proper termination chip is electronically coordinated with the selection of the proper DIMM.
A method for enhancing the performance of an electronic system which comprises a multiplicity of printed circuit boards, a motherboard containing a bus, having a characteristic impedance, the method comprising:
An electronic device which comprises:
An electronic apparatus comprising:
An electronic apparatus comprising:
Dependencies are inferred from the claim text.