Digital data bit order conversion using universal switch matrix comprising rows of bit swapping selector groups
AssigneeChameleon Systems, Inc.
InventorHsinshih Wang
Life of this patent
Estimating the term…
Loading patent…
AssigneeChameleon Systems, Inc.
InventorHsinshih Wang
Estimating the term…
An apparatus and method of performing random bit swapping including bit (single bit) swapping, nibble (4-bit) swapping, byte (8-bit) swapping, and half word (16-bit) swapping including a matrix of rows of two-to-one multiplexers. Each row of multiplexers shares the same control signal such that all of the multiplexer in a given row either outputs a “non-swapped” bit value or a “swapped” bit value. In addition, multiplexers are grouped within rows to allow 2-bit, 4-bit, 8-bit, and n-bit swaps in each consecutive row. Depending on the shared multiplexer controls for each row, the matrix can be programmed to perform any swapping function or possible bit pattern. The number of bits output by the matrix determines the number of rows used, e.g., an 8-bit dataword uses 3 rows, 16-bit word uses 4 rows, 2N-bit word uses N rows.
An apparatus for randomly swapping bit locations of a digital bit value having associated consecutive bit locations, the apparatus comprising:
A method of randomly swapping bit locations of a digital value having m bits with associated consecutive bit locations, said method comprising the steps of:
An apparatus for randomly swapping locations of digital bits of m consecutive digital bit values each having an associated bit location, said apparatus comprising:
Dependencies are inferred from the claim text.