Method of forming a non-volatile memory device
AssigneeVantis Corporation
InventorSunil D. Mehta
Life of this patent
Estimating the term…
Abstract
A method for manufacturing a non-volatile EEPROM memory cell, and a memory cell structure provided by the method. The method comprises the steps of: forming a gate stack on the surface of a substrate; forming a first and a second active regions in the substrate so that the first and second active regions extend to a depth below the surface of the substrate and have a first impurity type and an impurity concentration; and implanting a pocket region of an opposite conductivity type to that of the first or second active region into the surface of the substrate adjacent to the first active region. The step of implanting a pocket region may performed by implanting substantially at an angle non-normal to the surface of the substrate.
Claims16
A method for manufacturing an avalanche/Zener breakdown, non-volatile EEPROM memory cell, comprising the sequential steps of:
- (a) providing a semiconductor substrate having a surface;
- (b) forming a gate stack on the surface of the substrate;
- (c) forming a first active region and a second active region into the substrate so that the first and second active regions extend to a depth below the surface of the substrate and have a first impurity type and an impurity concentration;
- and
- (d) implanting at an angle non-normal to the surface of the substrate a pocket region of an opposite conductivity type to that of the first or second active region into the surface of the substrate adjacent to the first region, the pocket region being formed such that a P/N junction between said first active region and said pocket region has an avalanche/Zener breakdown in the range of 4-8V between a voltage applied to the substrate and a voltage applied to said first active region.
A method for manufacturing a non-volatile EEPROM memory cell, comprising the sequential steps of:
- (a) forming a gate stack on a surface of a semiconductor substrate;
- (b) forming a first active region and a second active region in the substrate so that the first active and second regions extend to a depth below the surface of the substrate and have an N-type impurity and an impurity concentration greater than about 5×1016 cm−3;
- (c) implanting, at a first angle, a first contiguous region of a P-type impurity into the surface of the substrate adjacent to the first active region, the first contiguous region formed to a doping concentration of greater than about 1017 cm−3;
- and
- (d) implanting at a second angle a second contiguous region of a P-type impurity into the surface of the substrate adjacent to the second active region, the second contiguous region formed to a doping concentration of greater than about 1017 cm−3.
A method for manufacturing an avalanche/Zener breakdown programmed non-volatile EEPROM memory cell, comprising the sequential steps of:
- (a) providing a substrate of a first conductivity type;
- (b) forming a well region of a second, opposite conductivity type in the substrate;
- (c) forming a gate stack on the surface of the substrate;
- (d) forming a first active region and a second active region into the substrate so that the first and second active regions extend to a depth below the surface of the substrate and have a the first impurity type and an impurity concentration;
- and
- (e) implanting at an angle non-normal to the surface of the substrate a contiguous region of the second conductivity type to that of the first or second region into the surface of the substrate adjacent to the first region, the contiguous region being formed such that a P/N junction between said first active region and said pocket region has an avalanche/Zener breakdown in the range of 4-8V between a voltage applied to the substrate and a voltage applied to said first active region.
Dependencies are inferred from the claim text.