Computer system having an instruction interception and substitution circuit
AssigneeDell USA, L.P.
InventorsEric W. Schieve, Gary W. Abbott
Life of this patent
Estimating the term…
Loading patent…
AssigneeDell USA, L.P.
InventorsEric W. Schieve, Gary W. Abbott
Estimating the term…
Disclosed are a system and method for providing fault isolation in a computer system including a central processing unit (“CPU”) capable of issuing a signal to a memory to retrieve a requested instruction from the memory when the CPU is booted. The disclosed invention comprises an interception and substitution circuit, coupled to the CPU, capable of intercepting the signal and providing an alternative diagnostics instruction to the CPU in lieu of the requested instruction, the alternative diagnostics instruction providing an indication of proper functioning of the computer system when executed by the CPU. The circuit allows a user to determine whether the CPU and components proximate the CPU are functioning, even when a fault renders conventional, embedded power-on self-test routines non-functional.
In a computer system including a central processing unit (“CPU”) capable of issuing a signal to a memory to retrieve a requested instruction from said memory when said CPU is booted, a circuit, transparent to said CPU, capable of localizing faults within said computer system, comprising:
A method of diagnosing a fault in a computer system, comprising the steps of:
A diagnostics system for diagnosing a fault in a computer system, comprising:
A diagnostics system for diagnosing a fault in a computer system, comprising:
A method of diagnosing a fault in a computer system, comprising the steps of:
Dependencies are inferred from the claim text.