Back to results
US 6,212,090 B1Granted
Semiconductor device including a repetitive pattern
AssigneeKabushiki Kaisha Toshiba
InventorsHironobu Akita, Shinichiro Shiratake, Fumihiro Kohno
Life of this patent
Estimating the term…
Abstract
The present invention provides a DRAM in which a first repetitive unit including a plurality of decoders for selecting a plurality of word lines and a second repetitive unit having the same arrangement as that of the first repetitive unit are arranged symmetrically with respect a boundary region therebetween. The first and second repetitive units have a wire and a contact located on a boundary portion therebetween in common.
Claims37
A semiconductor device comprising:
- a first repetitive unit including a plurality of decoders for selecting at least two wires;
- and
- a second repetitive unit whose arrangement is equal to that of the first repetitive unit and which is arranged adjacent to and symmetrically with the first repetitive unit,
- the first and second repetitive units having a wire and a contact, is located on a boundary portion of the first and second repetitive units, in common.
1 more element
A semiconductor device comprising:
- a first repetitive unit including a plurality of decoders for selecting a word line, a plurality of input wires of each of the decoders being connected to a plurality of address wires;
- and
- a second repetitive unit arranged symmetrically with and adjacent to the first repetitive unit and having a plurality of decoders for selecting a word line, a plurality of input wires of each of the decoders being connected to a plurality of address wires,
- wherein the first and second repetitive units have an input wire of the decoders and a contact between the input wire and the address wire, which are located on a boundary portion of the first and second repetitive units, in common.
1 more element
The semiconductor device comprising:
- a decoder for outputting a plurality of word-line driving voltages in accordance with an address signal;
- a plurality of wires connected to the decoder and supplied with the plurality of word-line driving voltages;
- a first repetitive unit including a plurality of driving circuits whose output terminals are connected to word lines and connected to the plurality of wires;
- and
- a second repetitive unit including a plurality of driving circuits whose output terminals are connected to word lines and contacts connected to the plurality of wires, the contacts of the second repetitive unit being arranged symmetrically with contacts of the first repetitive unit,
- wherein driving circuits located on a boundary portion between the first and second repetitive units have a contact connected to one of the plurality of wires in common.
3 more elements
Dependencies are inferred from the claim text.