Semiconductor package with wire protection and method therefor
AssigneeAdvanced Semiconductor Engineering, Inc.
InventorsSu Tao, Chun-Hung Lin, Tai-Chun Huang
Life of this patent
Estimating the term…
Loading patent…
AssigneeAdvanced Semiconductor Engineering, Inc.
InventorsSu Tao, Chun-Hung Lin, Tai-Chun Huang
Estimating the term…
A semiconductor package includes a semiconductor die mounted on an upper surface of a substrate. A number of wire bonds electrically connect between a number of bonding pads on the upper surface of the substrate and a number of bonding pads on an upper surface of the semiconductor die. A fixing portion surrounds the semiconductor die and covers a mediate portion of each wire bond. Encapsulating material is molded over the semiconductor die and the wire bonds to form an encapsulant. In an alternative embodiment, the fixing portion is provided on the upper surface of the substrate adjacent to a mold gate of the substrate where the wire sweeping is most likely to occur while molding. The fixing portion does not cover the semiconductor die to avoid thermal strain acting on the semiconductor die due to the different coefficients of thermal expansion between the fixing portion and the encapsulant.
A semiconductor package with wire protection, the semiconductor package comprising:
A semiconductor package with wire protection, the semiconductor package comprising:
Dependencies are inferred from the claim text.