Memory cell layout for reduced interaction between storage nodes and transistors
AssigneesInfineon Technologies North America Corp., International Business Machines Corporation
InventorsYoung-Jin Park, Carl J. Radens, Gerhard Kunkel
Life of this patent
Estimating the term…