Address transition detect timing architecture for a simultaneous operation flash memory device
AssigneesAdvanced Micro Devices, Inc., Fujitsu Limited
InventorsTakao Akaogi, Kazuhiro Kurihara, Tien-Min Chen
Life of this patent
Estimating the term…
Abstract
An address transition signal generator for a dual bank flash memory device is disclosed. The generator includes signal transition detectors which monitor control signals of the device for transitions in their logical values. Upon detection of a signal transition, the transition detectors send a signal across equidistant signal paths to bank address transition detect signal generator circuits. This results in simultaneous generation of the address transition detect signal from each of the bank address transition detect signal generator circuits.
Claims7
An address transition detector for a dual bank flash memory device comprising:
- a first detector operative to generate a first detection signal when a first signal transitions;
- a first receiver coupled with said first detector and operative to receive said first detection signal;
- first and second signal paths coupled with said first receiver operative to transmit said first detection signal, said first and second signal paths characterized by equivalent delay;
- a first generator coupled with said first signal path and operative to generate a first transition signal upon receipt of said first detection signal;
- a second generator coupled with said second signal path and operative to receive said first detection signal and generate a second transition signal;
- and
- wherein said first and second transition signals are generated substantially simultaneously.
A method of synchronizing generation of first and second output signals in a dual bank flash memory device comprising:
- generating a detection signal in response to an in input signal transition;
- transmitting said detection signal over first and second signal paths, said first and second signal paths characterized by an equivalent delay;
- generating said first output signal upon receipt of said detection signal over said first signal path;
- and
- generating substantially simultaneously said second output signal upon receipt of said detection signal over said second signal path.
Dependencies are inferred from the claim text.