Self-aligned dual damascene arrangement for metal interconnection with low k dielectric constant materials and oxide etch stop layer
AssigneeAdvanced Micro Devices, Inc.
InventorsFei Wang, Jerry Cheng
Life of this patent
Estimating the term…
Loading patent…
AssigneeAdvanced Micro Devices, Inc.
InventorsFei Wang, Jerry Cheng
Estimating the term…
A method of forming a self-aligned dual damascene structure in a semiconductor device arrangement forms a first low k dielectric material over an underlying metal interconnect layer, such as a copper interconnect layer. An oxide etch stop layer is formed on the first low k dielectric layer, and a second low k dielectric layer is formed on the oxide etch stop layer. A trench is etched into the second low k dielectric layer, followed by the etching of a via into the first low k dielectric layer. The first and second low k dielectric materials are different from one another so that they have different sensitivity to at least one etchant chemistry. Undercutting in the second dielectric layer caused by overetching is thereby prevented during the etching of the via in the second dielectric layer by employing an etch chemistry that etches only the first low k dielectric material and not the second low k dielectric material.
A method of forming an opening in dielectric interconnect layers in a self-aligned manner, comprising the steps of:
A method of forming an opening in dielectric interconnect layers in a self-aligned manner, comprising the steps of:
Dependencies are inferred from the claim text.