H-bridge power amplifier for a motor
AssigneeNikon Research Corporation of America
InventorMark K. Takita
Life of this patent
Estimating the term…
Abstract
A highly linear, low-distortion H-bridge amplifier is described. The amplifier includes four interconnected power transistors connected to an inductive load. Each transistor has a precision voltage clamp connected between the source and drain to suppress ringing oscillations. Two or more of the transistors also include high-speed transient-voltage suppressers connected in parallel with their respective voltage clamps. These transient-voltage suppressers do not have the clamping accuracy of the voltage clamps, but respond much more quickly to suppress noise spikes. The amplifier therefore takes advantage of both the fast response time of the transient-voltage suppressers and the precise voltage-clamping characteristics of the voltage clamps.
Claims16
An amplifier for driving a load, the amplifier comprising:
- first and second input nodes;
- a first transistor having a control terminal connected to the first input node, a first current-handling terminal connected to a first voltage potential, and a second current-handling terminal connected to the load;
- a second transistor having a control terminal connected to the second input node, a first current-handling terminal connected to the load, and a second current-handling terminal connected to a second voltage potential;
- a voltage clamp connected between the first and second current-handling terminals of the first transistor, the voltage clamp having a voltage clamp response time;
- and
- a transient-voltage suppresser connected between the first and second current-handling terminals of the second transistor, the transient-voltage suppresser having a transient-voltage suppresser response time that is smaller than the voltage clamp response time.
An amplifier for driving a load, the amplifier comprising:
- first and second input nodes;
- a first transistor having a control terminal connected to the first input node, a first current-handling terminal connected to a first voltage potential, and a second current-handing terminal connected to the load;
- a second transistor having a control terminal connected to the second input node, a first current-handling terminal connected to the load, and a second current-handing terminal connected to a second voltage potential;
- first noise-suppression means connected between the first and second current-handling terminals of the first transistor, the noise-suppression means having a first response time;
- and
- second noise-suppression means connected between the first and second current-handling terminals of the second transistor, the second noise-suppression means having a second response time smaller than the first response time.
Dependencies are inferred from the claim text.