Flip-flop circuit with clock signal control function and clock control circuit
AssigneeKabushiki Kaisha Toshiba
InventorsMototsugu Hamada, Tadahiro Kuroda
Life of this patent
Estimating the term…
Loading patent…
AssigneeKabushiki Kaisha Toshiba
InventorsMototsugu Hamada, Tadahiro Kuroda
Estimating the term…
A flip-flop circuit 10 is provided with a discord detecting circuit DDC and a clock control circuit CCC. The discord detecting circuit DDC detects the discord of a data input signal DIS of the flip-flop circuit 10 with a data output signal DOS thereof. When the data input signal DIS discords with the data output signal DOS, the clock control circuit CCC supplies a short pulse to the flip-flop circuit 10 as an internal clock signal ICLK in synchronism with the rising of an external clock signal ECLK. On the other hand, when the data input signal DIS coincides with the data output signal DOS, the clock control circuit CCC supplies a low level signal to the flip-flop circuit 10 as the internal clock signal ICLK. Thus, it is possible to suppress electric power consumption required to supply a clock signal, and to prevent errors from being caused in a flip-flop operation.
A flip-flop circuit with clock signal control function comprises:
A clock control circuit for receiving an external clock signal and a supply control signal and for outputting an internal clock signal, wherein said internal clock signal is an AND of a clock control signal and said external clock signal,
Dependencies are inferred from the claim text.