Back to results
US 6,188,636 B1Granted
Circuit configuration for data storage
AssigneeInfineon Technologies AG
InventorOliver Salomon
Life of this patent
Estimating the term…
Abstract
A circuit configuration for storing data has a first clocked register structure connected in parallel with a second register structure. The second register structure is operated in a push-pull mode relative to the first register structure. As a result, changes in the state of an input signal at the input are stored for each clock phase of a clock signal. Therefore, the clocking of the input signal of the circuit configuration can be done at the clock rate of the clock signal.
Claims4
A circuit configuration, comprising:
- an input terminal for receiving data;
- an output terminal for outputting data;
- a first memory device for storing data and having an output and an input;
- a second memory device for storing data and having an output and an input;
- a first input switch having one side connected to said input terminal and another side connected to said input of said first memory device, said first input switch responsive to an applied clock signal for connecting said input of said first memory device to said input terminal during a first logic state of the clock signal;
- a second input switch having one side connected to said input terminal and another side connected to said input of said second memory device, said second input switch responsive to the clock signal for connecting said input of said second memory device to said input terminal during a second logic state of the clock signal;
- a first output transistor including a drain-source path with one side connected to said output of said first memory device and another side connected to said output terminal, said first output transistor configured to connect said output of said first memory device to said output terminal during the second logic state of the clock signal;
- and
- a second output transistor including a drain-source path with one side connected to said output of said second memory device and another side connected to said output terminal, said second output transistor configured to connect said output of said second memory device to said output terminal during the first logic state of the clock signal.
6 more elements
Dependencies are inferred from the claim text.