Minimization of line width variation in photolithography
AssigneeAdvanced Micro Devices, Inc.
InventorsMarina V. Plat, Ming-Yin Hao
Life of this patent
Estimating the term…
Loading patent…
AssigneeAdvanced Micro Devices, Inc.
InventorsMarina V. Plat, Ming-Yin Hao
Estimating the term…
A practical photolithographic process for use in manufacturing isolation structures in semiconductor substrates at the 0.18 μm scale uses an inorganic anti-reflective coating (ARC) layer, particularly silicon oxynitride, under a silicon nitride mask layer to minimize substrate reflectivity. The same ARC layer increases latitude in process conditions in photolithographic patterning of both a first mask layer and a second planarization mask level. The silicon oxynitride layer additionally reduces edge/corner stress in isolation structures, improving gate oxide integrity in the device of which the isolation structure forms a part. Furthermore, because silicon oxynitride and silicon nitride respond to the same process conditions, a silicon oxynitride ARC layer can be introduced without increasing process complexity.
A method comprising:
A method of limiting substrate reflectivity in photolithography of first and second layer masks in manufacturing semiconductor devices, the method comprising forming a stack comprising a layer of silicon oxynitride under a layer of silicon nitride, wherein the silicon oxynitride layer has a thickness between approximately 25 and 28 nm.
A structure comprising:
Dependencies are inferred from the claim text.