Thin film transistor matrix with repairable bus line
AssigneeFujitsu Limited
InventorsKiyoshi Ozaki, Makoto Igarashi
Life of this patent
Estimating the term…
Loading patent…
AssigneeFujitsu Limited
InventorsKiyoshi Ozaki, Makoto Igarashi
Estimating the term…
A thin film transistor matrix including: a plurality of thin film transistors disposed in a matrix shape on a transparent insulating substrate, each thin film transistor having a gate electrode, a source electrode and a drain electrode; a pixel electrode formed on the transparent insulating substrate and connected to the source electrode of each of the plurality of thin film transistors; a plurality of gate bus lines connected to the gate electrode, disposed as a whole along a row direction on the transparent insulating substrate, and including a first lamination of a first metal layer and an underlying first semiconductor layer; and a plurality of drain bus lines connected to the drain electrode, disposed as a whole along a column direction on the transparent insulating substrate, and including a second lamination of a second metal layer and an underlying second semiconductor layer.
A thin film transistor matrix comprising:
A method of manufacturing a thin film transistor matrix having a plurality of thin film transistors disposed in a matrix form on an insulating substrate and each having a gate electrode, a source electrode and a drain electrode, a pixel electrode connected to the source electrode of each of the plurality of thin film transistors, a plurality of gate bus lines disposed as a whole along a row direction, and a plurality of drain bus lines disposed as a whole along a column direction, the method comprising the steps of:
A method of manufacturing a thin film transistor matrix having a plurality of thin film transistors disposed in a row and column matrix pattern on an insulating substrate and each having a gate electrode, a source electrode and a drain electrode, a pixel electrode connected to the source electrode of each of the plurality of thin film transistors, a plurality of gate bus lines disposed along a row direction, and a plurality of drain bus lines disposed along a column direction, the method comprising the steps of:
Dependencies are inferred from the claim text.