Techniques for programming programmable logic array devices
AssigneeAltera Corporation
InventorsRichard G. Cliff, Srinivas T. Reddy, Andreas Papaliolios
Life of this patent
Estimating the term…
Loading patent…
AssigneeAltera Corporation
InventorsRichard G. Cliff, Srinivas T. Reddy, Andreas Papaliolios
Estimating the term…
Programmable logic array devices are programmed from programming devices in networks that facilitate programming any number of such logic devices with programs of any size or complexity. The source of programming data and control may be a microprocessor or one or more serial EPROMs, one EPROM being equipped with a clock circuit. Several parallel data streams may be used to speed up the programming operation. A clock circuit with a programmably variable speed may be provided to facilitate programming logic devices with different speed characteristics. The programming protocol may include an acknowledgment from the logic device(s) to the programming data source after each programming data transmission so that the source can automatically transmit programming data at the speed at which the logic device is able to accept that data.
The method of programming a programmable logic integrated circuit device from separate programming circuitry which includes programming data memory and a single clock signal circuit having a single oscillator circuit that is programmable to produce a clock signal having any of a plurality of frequencies, each frequency being suitable for use as a programming clock signal frequency by different ones of the programmable logic integrated circuit device, the method comprising:
Programmable logic device apparatus comprising:
Dependencies are inferred from the claim text.