Fabricating method of dual damascene
AssigneeUnited Microelectronics Corp.
InventorsTzung-Han Lee, Li-Chieh Chao
Life of this patent
Estimating the term…
Loading patent…
AssigneeUnited Microelectronics Corp.
InventorsTzung-Han Lee, Li-Chieh Chao
Estimating the term…
A method of dual damascene includes forming a first conducting layer on a substrate, which already contains formed devices, and then forming a first dielectric layer and a hard material layer on the first conducting layer. The hard material layer contains a first opening, which is located right over the first conducting layer. A second dielectric layer is formed on the hard material layer, wherein the second dielectric layer is enforced by a ion implantation process or a plasma process. A hard mask layer containing a second opening is then formed on the second dielectric layer, wherein the second opening gradually widens upward, and wherein the second opening is located over the first opening. The hard mask layer is then used to pattern the second dielectric layer to expose the hard material layer. A part of the first dielectric layer is removed to expose the first conducting layer and form a third opening after a protection layer is formed on the side wall of the second dielectric layer. The third opening is then filled with a barrier layer and a second conducting layer to form a via and a conducting line.
A fabricating method of dual damascene, performed on a substrate, wherein the substrate contains a patterned conducting layer and devices, the method at least comprising:
A fabricating method of dual damascene, performed on a substrate, wherein the substrate contains a patterned conducting layer and devices, the method at least comprising:
Dependencies are inferred from the claim text.