Method of making embedded wiring system
AssigneeMitsubishi Denki Kabushiki Kaisha
InventorsMakiko Hasegawa, Yoshihiko Toyoda, Takeshi Mori, Tetsuo Fukada
Life of this patent
Estimating the term…
Loading patent…
AssigneeMitsubishi Denki Kabushiki Kaisha
InventorsMakiko Hasegawa, Yoshihiko Toyoda, Takeshi Mori, Tetsuo Fukada
Estimating the term…
A method of preparing a multilevel embedded wiring system for an IC comprising a first wiring formation step, a first connecting portion formation step, and a second wiring formation step, wherein the first wiring formation step comprises forming a first trench for a first embedded wiring in a first insulating layer disposed on a substrate and embedding in the first trench, in turn, a first conductive layer and a first conductive capping layer; the first connecting portion formation step comprises forming a second insulating layer on the first insulating layer and the first conductive capping layer, forming a via-hole in a part of the second insulating layer at the first conductive capping layer, and embedding a conductive connecting portion in the via-hole and connected to the first conductive layer; and the second formation step comprises forming a third insulating layer on the second insulating layer and the conductive connecting portion, forming a second trench for a second wiring in the third insulating layer at the conductive connecting portion, and embedding a second conductive layer in the second trench and connected to the conductive connecting portion.
A method of preparing a multilevel embedded wiring system for an integrated circuit (IC) comprising a first wiring formation step, a first connecting portion formation step, and a second wiring formation step, wherein
Dependencies are inferred from the claim text.