High frequency valid data strobe

A semiconductor circuit comprising:

• at least one data storage memory having a control input terminal and a data input terminal;
• a data processor including a send/receive control bus circuit connected via a control bus line to the memory control input terminal of the at least one memory for sending and receiving control signals to and from the at least one memory, and a data line connected to the at least one memory data input terminal for transmitting data signals to and from the at least one memory;
• a transmission line stub connected to the at least one control bus line at the memory control input terminal for providing a time delay to synchronize the control signals with the data signal;
• wherein the send/receive control bus circuit includes a drive circuit responsive to a clock signal input to produce control signal pulses, and a detector circuit connected to the driver circuit and to the control bus line, the detector circuit being enabled by the driver circuit to receive pulses from the memory on the control bus line that are time delayed by the transmission line stub and are synchronized with the data signals on the data line.