Multiplier circuit for multiplication operation between binary and twos complement numbers

A multiplier circuit for receiving a first binary number having plural bits and a second binary number having plural bits, each having a logic value representing integer numbers within any desired values, and multiplying the first and second binary numbers in unsigned mode, two's complement mode, and a mixed mode, the multiplier circuit comprising:

• a first stage of logic circuits configured to receive the first and second binary numbers and two control signals, and comprising a first group of logic circuits configured to generate partial products of all but the two most significant bits of the first and second binary numbers, a second group of logic circuits configured to generate partial products of only the two most significant bits of the first and second binary numbers, and a third group of logic circuits configured to generate partial products of the first and second control signals, the second group of logic circuits in the first stage of logic circuits has a first input terminal coupled to receive a most significant bit of the first binary number, a second input terminal coupled to receive a most significant bit of the second binary number, a third input terminal coupled to receive the first control signal, and a fourth input terminal coupled to receive the second control signal, the second group of logic circuits is enabled to complement the partial product of the most significant of the first and second binary numbers when the first control signal has one of a first and second logic states and the second control signal has an other of the first and second logic states, and the third group of logic circuits comprises first, second, and third additional logic gating circuits, each having first and second input terminals for receiving the first and second control signals, and an output terminal for supplying the combinatorial network of logic circuits with partial product output signals for addition to the partial products from the first and second group of logic circuits;
• a second stage configured to receive the partial products of the first, second, and third groups of logic circuits, the second stage comprising a combinatorial network of logic circuits for adding the first, second, and third groups of partial products to form a product of the first and second binary numbers.

A method for multiplying two multiple-bit binary numbers in unsigned mode, two's complement mode, and mixed mode, the method comprising:

• performing a first stage of partial product generation, comprising:
• generating a first group of partial products from all but the two most significant bits of the first and second binary numbers by complementing only partial product bits for a most significant bit of the first multiple-bit binary number or a most significant bit of the second multiple-bit binary number when a first input to the first group of logic circuits or a second input to the first group of logic circuits represents a two's complement value, respectively, and generating each partial product in the first group of partial products comprises receiving input from only one of the first and second control signals and one bit from each of the first and second numbers;
• generating a second group of one partial product from only the two most significant bits of the two multiple-bit binary numbers by receiving input from only the most significant bit of each number and from the first and the second control signals;
• and
• generating a third group of three partial products from two control signals by receiving input from only the first and the second control signals;
• performing a second stage of partial product combination, comprising:
• combining the partial products from the first, second, and third groups of partial products to form a product of the first and second multiple-bit binary numbers.

A circuit for generating partial products from two multiple-bit binary numbers in binary unsigned mode, two's complement mode, and mixed mode, the circuit comprising a first group of logic circuits configured to generate partial products from the first and second multiple-bit binary numbers, the first group of logic circuits having an input to receive a first control signal, an input for receiving a bit from the first multiple-bit binary number, and an input for receiving a bit that is not the most significant bit from the second multiple-bit binary number;

• a second group of logic circuits configured to generate partial products from the first and second multiple-bit binary numbers, the second group of logic circuits having an input for receiving a second control signal, an input for receiving a bit that is not the most significant bit from the first multiple bit binary number, and an input for receiving a bit from the second multiple-bit binary number;
• a third group of logic circuits configured to generate one partial product from the first and second multiple-bit binary numbers, the third group of logic circuits having an input coupled to the first control signal, an input coupled to the second control signal, an input for receiving the most significant bit from the first multiple-bit binary number, and an input for receiving the most significant bit of the second multiple-bit binary number;
• and
• a fourth group of logic circuits configured to generate three partial products from the first and second control signals, the fourth group of logic circuits having a first input for receiving the first control signal, and a second input for receiving the second control signal.