Enhanced bus turnaround integrated circuit dynamic random access memory device

An integrated circuit memory device having an address bus and a data bus, said device comprising:

• at least one dynamic random access memory array, said memory array being accessible at selected memory locations by addresses placed on said address bus for writing data placed on said data bus to said selected memory locations;
• at least one static random access memory cache associated with said at least one dynamic random access memory array for storing at least a portion of data previously read from said memory array and placing said previously read data on said data bus in response to a read access to a memory location in said memory array corresponding thereto;
• and
• a command decoder and timing generator circuit for at least automatically initiating a refresh operation to said at least one dynamic random access memory array, said command decoder and timing generator circuit responsive to a refresh inhibit signal to selectively forestall said refresh operation for a predetermined time period.

An integrated circuit memory device having an address bus and a data bus, said device comprising:

• at least one dynamic random access memory array, said memory array being accessible at selected memory locations by addresses placed on said address bus for writing data placed on said data bus to said selected memory locations;
• at least one static random access memory cache associated with said at least one dynamic random access memory array for storing at least a portion of data previously read from said memory array and placing said previously read data on said data bus in response to a read access to a memory location in said memory array corresponding thereto;
• and
• a command decoder and timing generator circuit for at least automatically initiating a refresh operation to said at least one dynamic random access memory array, said command decoder and timing generator circuit operative to furnish a refresh inhibit signal to another integrated circuit memory device to synchronize refresh operations therebetween.

An integrated circuit memory device having an address bus and a data bus, said device comprising:

• at least one dynamic random access memory array, said memory array being accessible at selected memory locations by addresses placed on said address bus for writing data placed on said data bus to said selected memory locations;
• at least one static random access memory cache associated with said at least one dynamic random access memory array for storing at least a portion of data previously read from said memory array and placing said previously read data on said data bus in response to a read access to a memory location in said memory array corresponding thereto;
• and
• a command decoder and timing generator circuit for at least automatically initiating a refresh operation to said at least one dynamic random access memory array, said command decoder and timing generator circuit operative to receive and transmit a refresh flag signal to another integrated circuit memory device to signal a commencement of refresh operations.

An integrated circuit memory device having an address bus and a data bus, said device comprising:

• at least one dynamic random access memory array, said memory array being accessible at selected memory locations by addresses placed on said address bus for writing data placed on said data bus to said selected memory locations;
• at least one static random access memory cache associated with said at least one dynamic random access memory array for storing at least a portion of data previously read from said memory array and placing said previously read data on said data bus in response to a read access to a memory location in said memory array corresponding thereto;
• and
• a command decoder and timing generator circuit for at least automatically initiating a refresh operation to said at least one dynamic random access memory array, said command decoder and timing generator circuit also operative to receive a mode signal wherein said refresh operation may be alternatively commenced by an associated controller.

An integrated circuit memory device having an address bus and a data bus, said device comprising:

• at least one dynamic random access memory array, said memory array being accessible at selected memory locations by addresses placed on said address bus for writing data placed on said data bus to said selected memory locations;
• at least one static random access memory cache associated with said at least one dynamic random access memory array for storing at least a portion of data previously read from said memory array and placing said previously read data on said data bus in response to a read access to a memory location in said memory array corresponding thereto;
• and
• a command decoder and timing generator circuit for at least automatically initiating a precharge operation to at least a portion of said at least one dynamic random access memory array, said command decoder and timing generator circuit responsive to an externally supplied chip enable signal for initiating said precharge operation to any open pages in said at least a portion of said at least one dynamic random access memory array.