Clock supplying circuit and integrated circuit device using it

A clock supplying circuit that supplies a clock to a plurality of controlled circuits arranged in respectively different positions, comprising:

• a forward and backward wiring arranged along the plurality of controlled circuits;
• an internal clock supply wiring arranged along the plurality of controlled circuits;
• a main clock drive circuit for outputting a first clock to the forward wiring of the forward and backward wiring and for outputting a second clock whose cycle is shorter than the first clock to the internal clock supply wiring;
• and
• a plurality of local clock drive circuits, arranged in the respective vicinities of the controlled circuits, being supplied with a forward clock propagated by the first clock along the forward wiring and with a back clock propagated along the backward wiring, and being also supplied with the second clock propagating along the internal clock supply wiring, for delaying the phase of the second clock with a half phase difference between the forward clock and the back clock, and for supplying the delayed clock of the second clock to the respectively corresponding controlled circuits as local clock.

An integrated circuit device having a clock supplying circuit that supplies a clock to a plurality of controlled circuits arranged in respectively different positions wherein the clock supplying circuit comprises:

• a forward and backward wiring arranged along the plurality of controlled circuits;
• a main clock drive circuit for outputting a first clock to the forward wiring of the forward and backward wiring;
• and
• a plurality of local clock drive circuits arranged in the respective vicinities of the controlled circuits and being supplied with a forward clock propagated by the first clock along the forward wiring of the forward and backward wiring and with a back clock propagated along the backward wiring of the forward and backward wiring, for generating local clocks having phase intermediate the forward clock and the back clock and supplying the local clocks to the respective corresponding controlled circuits, wherein the main clock drive circuit is supplied with a reference clock and controls the phase of the first clock such that the phase at the time when the first clock reaches the extremity of the forward wiring coincides with the phase of the reference clock.

An integrated circuit device having a clock supplying circuit that supplies a clock to a plurality of controlled circuits arranged in respectively different positions wherein the clock supplying circuit comprises:

• a forward and backward wiring arranged along the plurality of controlled circuits;
• an internal clock supply wiring arranged along the plurality of controlled circuits;
• a main clock drive circuit for outputting a first clock to the forward wiring of the forward and backward wiring and for outputting a second clock whose cycle is shorter than the first clock to the internal clock supply wiring;
• and
• a plurality of local clock drive circuits, arranged in the respective vicinities of the controlled circuits, being supplied with a forward clock propagated by the first clock along the forward wiring and with a back clock propagated along the backward wiring, and being also supplied with the second clock propagating along the internal clock supply wiring, for delaying the phase of the second clock with a half phase difference between the forward clock and the back clock, and for supplying the delayed clock of the second clock to the respectively corresponding controlled circuits as local clock.

A clock supplying circuit that supplies a clock to a plurality of controlled circuits arranged in respectively different positions, wherein the plurality of controlled circuits comprise a first group of controlled circuits and a second group of controlled circuits;

• comprising:
• a first forward and backward wiring arranged along the first group of controlled circuits;
• a second forward and backward wiring arranged along the second group of controlled circuits;
• a main clock drive circuit outputting a first clock to the respective forward wirings of the first and second forward and backward wirings;
• a plurality of first local clock drive circuits, arranged in the respective vicinities of the first group of controlled circuits and being supplied with a first forward clock propagated by the first clock along the first forward wiring and with a first back clock propagated along the first backward wiring, for generating local clocks having phase intermediate the first forward clock, and the first back clock, and supplying the local clocks to the respective corresponding controlled circuits;
• a plurality of second local clock drive circuits, arranged in the respective vicinities of the second group of controlled circuits and being supplied with a second forward clock propagated by the first clock along the second forward wiring and with a second back clock propagated along the second backward wiring, for generating local clocks having phase intermediate the second forward clock and the second back clock, and supplying the local clocks to the respective corresponding controlled circuits;
• and
• a forward and backward wiring delay circuit provided on the second forward and backward wiring and having a delay characteristic such that the phases of the back clocks propagated along the first and second backward wirings coincide.

A clock supplying circuit that supplies a clock to a plurality of controlled circuits arranged in respectively different positions, wherein the plurality of controlled circuits comprise a first group of controlled circuits and a second group of controlled circuits;

• comprising:
• a first forward and backward wiring arranged along the first group of controlled circuits;
• a second forward and backward wiring arranged along the second group of controlled circuits;
• a first internal clock supply wiring arranged along the first group of controlled circuits;
• a second internal clock supply wiring arranged along the second group of controlled circuits;
• a main clock drive circuit for outputting a first clock to the first and second forward wirings and for outputting a second clock whose period is shorter than the first clock to the first and second internal clock supply wirings;
• a plurality of first local clock drive circuits, arranged in the respective vicinities of the first group of controlled circuits, being supplied with a first forward clock propagated by the first clock along the first forward wiring and with a first back clock propagated along the first backward wiring, and being further supplied with the second clock propagating along the first internal clock supply wiring, for delaying the phase of the second clock so as to coincide with a phase intermediate the first forward clock and the first back clock, and for supplying the delayed clock of the second clock to each of the respective corresponding controlled circuits as local clock;
• a plurality of second local clock drive circuits, arranged in the respective vicinities of the second group of controlled circuits, being supplied with a second forward clock propagated by the first clock along the second forward wiring and with a second back clock propagated along the second backward wiring, and being further supplied with the second clock propagating along the second internal clock supply wiring, for delaying the phase of the second clock so as to coincide with a phase intermediate the second forward clock and second back clock, and for supplying the delayed clock of the second clock to each of the respective corresponding controlled circuits as local clock;
• and
• a forward and backward wiring delay circuit provided on the second forward and backward wiring and having a delay characteristic such that the phases of the back clocks propagated along the first and second backward wirings coincide.