Routing density enhancement for semiconductor BGA packages and printed wiring boards
AssigneeLSI Logic Corporation
InventorFarshad Ghahghahi
Life of this patent
Estimating the term…
Loading patent…
AssigneeLSI Logic Corporation
InventorFarshad Ghahghahi
Estimating the term…
A routing scheme for a multilayer printed wiring board or semiconductor package is disclosed. Each of a first group of electrical contacts such as bond pads is disposed on a first surface and is electrically coupled to one of a plurality of conductive surface connectors such as vias. Each of a second group of electrical contacts is disposed on the first surface and is routed by one of a second plurality of traces. Each of a plurality of short traces couple each of the bond pads in the first group with corresponding ones of the vias, which in turn are electrically coupled to one of a plurality of first traces on the second surface. The orientation between certain electrical contacts in the first group and their associated vias is different than the orientation between certain other electrical contacts in the first group and their associated vias. This varying orientation allows greater routing density on the second surface.
A device for routing a plurality of external electrical contacts, comprising:
Dependencies are inferred from the claim text.