Method for data width conversion between a DMA controller and an interface unit with a bus width that is an integer multiple of the DMAC bus width
AssigneeFujitsu Limited
InventorHiroshi Takase
Life of this patent
Estimating the term…
Abstract
A protocol controller connected between a SCSI device and a DMA controller. The SCSI device is connected to the protocol controller with a first bus and the DMA controller is connected to the protocol controller with a second bus having a width less than a width of the first bus. The protocol controller communicates with the SCSI device so that it transfers data having a width equivalent to the width of the second bus. Other data concurrently transferred by the SCSI device over the first data bus is ignored and not transferred to the DMA controller.
Claims10
A data transfer method using a direct memory access controller having a plurality of first bus lines having a first bus width and an interface unit having a plurality of second bus lines having a second bus width, the second bus lines including lower data bus lines and upper data bus lines, said method comprising the steps of:
- connecting said lower data bus lines of said second bus lines to said first bus lines, wherein the lower data bus lines correspond in number to the first bus lines;
- connecting a predetermined voltage to said upper data bus lines via a resistor element when the second bus width is an integer multiple greater than the first bus width;
- providing invalid data to said upper data bus lines;
- and
- transferring effective data, having a width which is an integer multiple of the width of data transferrable by the direct memory access controller, between said direct memory access controller and said interface unit using said first bus lines and said lower data bus lines.
A data transfer system comprising;
- a direct memory access controller having a plurality of first bus lines having a first bus width and generating a read/write signal and a select signal;
- an interface unit having a plurality of second bus lines having a second bus width, the second bus lines including upper data bus lines and lower data bus lines connected to said first bus lines, wherein the lower data bus lines correspond in number to the first bus lines;
- and
- a resistor element connected between a predetermined voltage and said upper data bus lines,
- wherein said interface unit includes a transfer control unit connected to said direct memory access controller for providing invalid data to the lower data bus lines in response to the read/write signal and the select signal when the second bus width is greater by an integer multiple than the first bus width, and wherein said transfer control unit transfers effective data, having a width which is an integer multiple of the width of data transferrable by said direct memory access controller, using the first bus lines and the lower data lines.
A protocol controller for transferring data between a first device and a second device, the protocol controller being connected to the first device by a first bus and to the second device by a second bus, the second device generating a read/write signal and a select signal, the protocol controller comprising:
- a lower data input/output terminal, connected to the second bus, for transferring data between the protocol controller and the second device;
- an upper data input/output terminal;
- a data register for transferring data between the first and second devices, the data register including a plurality of upper data registers and a plurality of lower data registers, wherein the upper data registers are connected between the upper data input/output terminal and a first part of the first bus and the lower data registers are connected between the lower data input/output terminal and a second part of the first bus;
- a transfer control unit connected to the first device by way of a bidirectional communication line and determining a transfer data width and a data byte number, the transfer control unit also connected to the second device and receiving the read/write signal and the select signal from the second device;
- a transfer width register, connected to the transfer control unit, storing the transfer data width;
- and
- a byte number register, connected to the transfer control unit, storing the data byte number;
- wherein the transfer control unit, using the transfer data width and the data byte number, controls the transfer of data between the first device and the second device in response to the read/write signal and the select signal from the second device such that when the transfer data width is greater by an integer multiple than a width of the second bus, invalid data transferred from the first device to the protocol controller over the first part of the first bus is not transferred from the protocol controller to the second device and effective data transferred from the first device to the protocol controller over the second part of the first bus is transferred from the protocol controller to the second device in units of the integer multiple.
Dependencies are inferred from the claim text.