Printing optimized global alignment mark at contact/via layers
AssigneeChartered Semiconductor Manufacturing Ltd.
InventorsJuan Boon Tan, Soon Ee Neoh, Phuan Yee Hwee
Life of this patent
Estimating the term…
Loading patent…
AssigneeChartered Semiconductor Manufacturing Ltd.
InventorsJuan Boon Tan, Soon Ee Neoh, Phuan Yee Hwee
Estimating the term…
Scribeline alignment marks and a method of forming the scribeline alignment marks are provided for auxiliary alignment marks on an integrated circuit wafer. The scribeline alignment marks have the same shape and size as the contact holes formed in a layer of dielectric. The scribeline alignment marks are located in alignment rectangles in an X and Y array filling each of the alignment rectangles. Since the alignment marks have the same size and shape as the contact holes the alignment marks will not be overexposed when they are formed using a photolithographic process optimized for the contact holes. When the alignment marks are filled with metal and the wafer is planarized a step height between the top of the metal in the alignment mark hole and the dielectric allows the alignment marks to be used for automatic wafer positioning.
A method of forming scribeline alignment marks, comprising:
Scribeline alignment marks, comprising:
Dependencies are inferred from the claim text.