Elevated channel MOSFET
AssigneeConexant Systems, Inc.
InventorCarlos Augusto
Life of this patent
Estimating the term…
Loading patent…
AssigneeConexant Systems, Inc.
InventorCarlos Augusto
Estimating the term…
The present invention provides a method of producing a semiconductor device (e.g., a Metal Oxide Semiconductor Field Effect Transistor (MOSFET)) with a gate length less than 0.25 microns using standard process techniques arranged in an unstandardized process order. The process flow of the present invention provides for the implantation and thermal processing of the wells and junctions prior to the growth of a channel or the deposition of a gate stack. By implanting and annealing the wells and junctions prior to the formation of the channel and gate, the present invention allows a greater variety of materials to be utilized as the channel and gate materials than are available under process flows currently known; undoped materials may be used to form the channel, metal oxides and similar materials with large dielectrics may be used to form a gate stack, and barrier metals and pure metals (copper, tungsten, etc.) may be used as gate electrodes. The present invention also provides for the selective epitaxial growth of a channel material elevated above the surface of a wafer containing a well and junctions. By providing an elevated channel, higher mobility may be achieved; thereby enabling a higher current flow at a lower voltage through a semiconductor device.
A method of fabricating on a wafer a semiconductor device having source and drain junctions, a well, a channel, a gate, and isolation zones wherein said isolation zones physically and electrically separate said wafer into at least one device area, said method comprising the following steps:
Dependencies are inferred from the claim text.