Method for manufacturing a polysilicon TFT with a variable thickness gate oxide
AssigneeSamsung Electronics Co., Ltd.
InventorsJoo-hyung Lee, Yong-suk Jin
Life of this patent
Estimating the term…
Loading patent…
AssigneeSamsung Electronics Co., Ltd.
InventorsJoo-hyung Lee, Yong-suk Jin
Estimating the term…
A method for manufacturing a polysilicon thin film transistor (TFT) according to the present invention reduces the electric field near the drain junction by varying partially the thickness of a gate insulating layer through a post oxide process. A polysilicon layer is patterned to become an active layer and a chemical vapor deposition oxide film deposited. By thermal oxidation a thermal oxide film is formed under the chemical vapor deposition oxide film. A gate electrode made of polysilicon is formed on the gate insulating layer. Thermal oxidation is performed to make the end portions of the thermal oxide film thicker than the portion under the gate electrode of the thermal oxide film. With this process, the electric field near the drain junction region is reduced and thus the leakage currents of the TFT decrease. In addition, the method in this invention is very simple compared with the conventional methods of obtaining a LDD structure and on-current is not reduced.
A method for manufacturing a polysilicon thin film transistor, comprising the steps of:
A method for manufacturing the polysilicon thin film transistor, comprising the steps of:
A method for manufacturing the polysilicon thin film transistor, comprising the steps of:
Dependencies are inferred from the claim text.